Browse > Article

Applications of Triple Controlled Type DDFS-driven PLL Frequency Synthesizer to Broadband Wireless Systems  

Heung-Gyoon Ryu (Dept. of Electronic Engineering and Research Institute of Computer, Information & Communication, Chungbuk National University)
Byeong-Rok An (Dept. of Electronic Engineering and Research Institute of Computer, Information & Communication, Chungbuk National University)
Publication Information
The Journal of Korean Institute of Electromagnetic Engineering and Science / v.13, no.6, 2002 , pp. 546-551 More about this Journal
Abstract
In this paper, a triple controlled type DDFS-driven PLL frequency synthesizer with reduced complexity is used to show its applications for broadband wireless communication systems by frequency synthesis control. Since the proposed DDFS-driven PLL synthesizer is very simplified to use only phase accumulator in DDFS, it improves the switching speed and power consumption than the conventional DDFS-driven PLL frequency synthesizer. It is appropriate for applications with requirements of broadband, low-power consumption and high switching speed, since the proposed synthesizer can cover a wide range of frequency bands by the triple frequency control parameters. Method and results of frequency control parameters assignment are shown for the several frequency bands applications such as GSM, IMT-2000, Bluetooth and PCS system.
Keywords
Triple Frequency Control; Triple Controlled Type; DDFS; PLL; DDFS-Driven PLL; Frequency Synthesizer;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A 5 to 10 GHz Low Spurious Triple Tuned Type PLL Synthesizer Driven by Frequency Converted DDS Unit /
[ K. Tajima;Y. Imai;Y. Kanagawa;K. Itoh ] / IEEE MTTS International
2 PLL Synthesizer with Multi-Programmable Divider and Multi-Phase Detector /
[ Y. Sumi;S. Obote;N. Kitai;H. Ishii;R. Furuhashi ] / IEEE Transactions on Consumer Electronics   DOI   ScienceOn
3 Reduced Complexity Design for Triple-Tunable Frequency Synthesizer /
[ H. G. Ryu;Y. Y. Kim;H. M. Yu ] / IEE Electronics Letters
4 /
[ B-G. Goldberg ] / Digital Techniques in Frequency Synthesis
5 Fast Acquisition PLL Frequency Synthesizer with Improved N-Stage Cycle Swallower /
[ T. Saba;D. K. Park;S. Mori ] / IEEE ISSSTA '94
6 Design of DDFS-driven PLL Frequency Synthesizer with Reduced Complexity /
[ H. G. Ryu;Y. Y. Kim;H. M. Yu;S. B. Ryu ] / IEEE Transactions on Consumer Electronics
7 Fast Frequency Synthesis by PLL Using a Continuous Phase Divider /
[ D. Wulich ] / Proceedings of the IEEE   DOI   ScienceOn