Browse > Article
http://dx.doi.org/10.4313/JKEM.2014.27.8.501

Optimal Process Design of Super Junction MOSFET  

Kang, Ey Goo (Department of Photovolatic Engineering, Far East University)
Publication Information
Journal of the Korean Institute of Electrical and Electronic Material Engineers / v.27, no.8, 2014 , pp. 501-504 More about this Journal
Abstract
This paper was developed and described core-process to implement low on resistance which was the most important characteristics of SJ (super junction) MOSFET. Firstly, using process-simulation, SJ MOSFET optimal structure was set and developed its process flow chart by repeated simulation. Following process flow, gate level process was performed. And source and drain level process was similar to genral planar MOSFET, so the process was the same as the general planar MOSFET. And then to develop deep trench process which was main process of the whole process, after finishing photo mask process, we developed deep trench process. We expected that developed process was necessary to develop SJ MOSFET for automobile semiconductor.
Keywords
Super juction; n-pillar; p-pillar; On-resistance; Breakdown voltage; Trench angle; Power devices; Power MOSFET; Epi-layer; Process design; Process parameter; Design parameter;
Citations & Related Records
연도 인용수 순위
  • Reference
1 T. J. Nam, H. S. Chung, and E. G. Kang, J. KIEEME, 24, 713 (2011).
2 M. A. Paul and D. J. Bates, Electronic Principles (McGraw-Hill College, 2006)
3 E. Gates and L. Chartrand, Introduction to Electronics, 4ed. (Delmar, 2001)
4 S. S. Kyoung, J. H. Seo, Y. H. Kim, J. S. Lee, E. G. Kang, and M. Y. Sung, J. KIEEME, 22, 12 (2009).
5 H. S. Lee, E. G. Kang, A. R. Shin, H. H. Shin, and M. Y. Sung, KIEE, 7 (2006).
6 W. H. Hayt, Jr. Eng. Ineer. Ingelect. Romagnetics-7/E (McGraw-Hill, 2005)
7 E. G. Kang and M. Y. Sung, J. KIEEME, 15, 758 (2002).