Tunneling Properties in High-k Insulators with Engineered Tunnel Barrier for Nonvolatile Memory |
Oh, Se-Man
(광운대학교 전자재료공학과)
Jung, Myung-Ho (광운대학교 전자재료공학과) Park, Gun-Ho (광운대학교 전자재료공학과) Kim, Kwan-Su (광운대학교 전자재료공학과) Chung, Hong-Bay (광운대학교 전자재료공학과) Lee, Young-Hie (광운대학교 전자재료공학과) Cho, Won-Ju (광운대학교 전자재료공학과) |
1 | J. Buckley, B. De Salvo, G. Ghibaudo, M. Gely, J. F. Damlencourt, F. Martin, G. Nicotra, and S. Deleonibus, 'Investigation of gate stacks for application to non-volatile memory devices', Solid-State Electron., Vol. 49, p. 1833, 2005 DOI ScienceOn |
2 | J. J. Lee, X. Wang, W. Bai, N. Lu, and D. L. Kwong, 'Theoretical and experimental investigation of Si nanocrystal memory device with high-k tunneling dielectric', IEEE Trans. Electron Devices, Vol. 50, p. 2067, 2003 DOI ScienceOn |
3 | M. Lenzlinger and E. H. Snow, 'Fowler- nordheim tunneling into thermally grown ', J. Appl. Phys., Vol. 40, p. 278, 1969 DOI |
4 | Z. A. Weinberg, W. C. Johnson, and M. A. Lampert, 'High-field transport in on silicon induced by corona charging of the unmetallized surface', J. Appl. Phys., Vol. 47, p. 248, 1976 DOI ScienceOn |
5 | Z. A. Weinberg, 'On tunneling in metal- oxide- silicon structures', J. Appl. Phys., Vol. 53, p. 5052, 1982 DOI ScienceOn |
6 | D A. Neamen, 'Semiconductor physics and devices: Basic principles", 3rd ed. McGraw- Hill, p. 713, 2003 |
7 | R. S. Muller and T. I. Kamins, 'Device Electronics for Integrated Circuits', 2nd ed. New York: Wiley, p. 380, 1986 |
8 | K. K. Likharev, 'Layered tunnel barriers for nonvolatile memory devices', Appl. Phys. Lett., Vol. 73, p. 2137, 1998 DOI ScienceOn |
9 | B. Govoreanu, P. Blomme, M. Rosmeulen, J. Van Houdt, and K. De Meyer, 'VARIOT: a novel multilayer tunnel barrier concept for low-voltage nonvolatile memory devices', IEEE Electron Device Lett., Vol. 24, p. 99, 2003 DOI ScienceOn |