Reduction of Barrier Height between Ni-silicide and p+ Source/drain for High Performance PMOSFET |
Kong, Sun-Kyu
(충남대학교 전자공학과)
Zhang, Ying-Ying (충남대학교 전자공학과) Park, Kee-Young (충남대학교 전자공학과) Li, Shi-Guang (충남대학교 전자공학과) Jung, Soon-Yen (충남대학교 전자공학과) Shin, Hong-Sik (충남대학교 전자공학과) Lee, Ga-Won (충남대학교 전자공학과) Wang, Jin-Suk (충남대학교 전자공학과) Lee, Hi-Deok (충남대학교 전자공학과) |
1 | T. Morimoto, H. S. Momose, T. Iinuma, I. Kunishima, K. Suguro, H. Okana, I. Katakabe, H. Nakajime, M. Tsuchiaki, M. Ono, Y. Katsumata, and H. Iwai, 'A NiSi salicide technology for advanced logic device', Tech. Dig. of IEDM, p. 653, 1991 |
2 | 황빈봉, 오순영, 윤장근, 김용진, 지희환, 김용구, 왕진석, 이희덕, 'Nano-scale CMOS를 위한 Ni-germano Silicide의 열안정성 연구', 전기전자재료학회논문지, 17권, 11호, p. 1149, 2004 DOI |
3 | Z. Zhong, S.-Y. Oh, W.-J. lee, Y.-Y. Zhang, S.-Y. Jung, S.-G. Li, G.-W. Lee, J.-S. Wang, H.-D. Lee, and Y.-C. Kim, 'Study of thermal stability of Ni silicide using Ni-V alloy', Trans. Electr. Electron. Mater., Vol. 9, No. 2, p. 47, 2008 과학기술학회마을 DOI ScienceOn |
4 | J. M. Larson and J. P. Snyder, 'Overview and status of metal S/D Schottky-barrier MOSFET technology', IEEE Transactions on Electron Device, Vol. 53, p. 1048, 2006 DOI ScienceOn |
5 | H. S. Wong, L. Chan, G. Samudra, and Y. C. Yeo, 'Low schottky barrier height for silicides on n-type Si (100) by interfacial selenium segregation during silicidation', Appl. Phys. Lett., Vol. 93, p. 072103, 2008 DOI ScienceOn |
6 | M. Sinha, E. F. Chor, and Y. C. Yeo, 'Tuning the schottky barrier height of nickel silicide on p-silicon by aluminum segregation', Appl. Phys. Lett., Vol. 92, p. 222114, 2008 DOI ScienceOn |
7 | H. S. Wong, L. Chan, G. Samudra, and Y. C. Yeo, 'Effective schottky barrier height reduction using Sulfur or Selenium at the NiSi/n-Si(100) interface for low resistance contacts', IEEE Electron Device Lett., Vol. 28, No. 12, p. 1102, 2007 DOI ScienceOn |
8 | K. N. Tu, R. D. Thompson, and B. Y. Tsaur, 'Low schottky barrier of rare-earth silicide on n-Si', Appl. Phys. Lett., Vol. 38, No. 8, p. 626, 1981 DOI |
9 | T. Shibata, K. Heida, M. Sato, M. Konaka, R. L. M. Dang, and H. Iizuka, 'An optimally designed process for submicron MOSFETs', Tech. Dig. of IEDM, p. 647, 1981 |
10 | S. P. Murarka, 'Self-aligned silicides or metals for very large integrated circuit applications', Journal of Vacuum Science and technology, B4, p. 1325, 1986 DOI |
11 | K. Goto, T. Yamazaki, A. Fushida, S. Inagaki, and H. Yagi, 'Optimization of salicide process for sub 0.1um CMOS device', Symp. on VLSI Tech., p. 119, 1994 |
12 | J. G. Yun, S. Y. Oh, B. F. Huang, H. H. Ji, Y. G. Kim, S. H. Park, H. S. Lee, D. B. Kim, U. S. Kim, H. S. Cha, S. B. Hu, J. G. Lee, S. K. Baek, H. S. Hwang, and H. D. Lee, 'Highly thermal robust NiSi for nanoscale MOSFETs utilizing a novel hydrogen plasma immersion ion implantation and Ni-Co-TiN tri-layer', IEEE Electron Device Lett., Vol. 26, No. 2, p. 90, 2005 DOI ScienceOn |
13 | G. P. Lousberg, H. Y. Yu, B. Froment, E. Augendre, A. De Keersgieter, A. Lauwers, M. F. Li, P. Absil, M. Jurczak, and S. Biesemans, 'Schottky barrier height lowering by an increase of the substrate doping in PtSi Schottky barrier source/drain FETs', IEEE Electron Device Lett., Vol. 28, No. 2, p. 123, 2007 DOI ScienceOn |
14 | M. Jang, Y. Kim, J. Shin, and S. Lee, 'Characterization of erbium-silicided schottky diode junction', IEEE Electron Device Lett., Vol. 26, p. 354, 2005 DOI ScienceOn |