1 |
P. Ramm, 'Three-dimensional metallization for vertically integrated circuits', Microelectron. Eng., Vol. 37, p. 39, 1997
DOI
ScienceOn
|
2 |
C. H. Seah, S. Mridha, and L. H Chan, 'DC/pulse plating of copper for trench/via filling', J. Mater. Process. Technol., Vol. 114, p. 233, 2001
DOI
ScienceOn
|
3 |
T. Kobayashi, H, Kawasaki, K. Mihara, and H. Honma, 'Via-filling using electroplating for build-up PCBs', Electrochimica Acta, Vol. 47, p. 85, 2001
DOI
ScienceOn
|
4 |
D. Varadarajan, C. Y. Lee, and W. N. Gill, 'A tertiary current onto high aspect ratio sub-0.25 m trenches', J Electrchem. Soc., Vol. 147, p. 3382, 2000
DOI
ScienceOn
|
5 |
R. Crowley, 'Three-dimensional electronics packaging', Tech. Rep. Tech Search Int. Inc. Austin, p. 7, 1995
|
6 |
K. Takahashi, T. Yoshihiro, Y. Yasuhiro, H. Masataka, S, Tomotoshi, M. Tadahiro, S. Masahiro, and B, Manabu, 'Current status of research and development for three- dimensional and chip stack technology', Jpn. J. Appl. Phys., Vol. 40, p. 3031, 2001
DOI
|
7 |
S. F. Al-Sarawi, D. Aboott, and P. D. Franzon, 'A review of 3-D packaging technology', IEEE Trans. on Comp. Packag. Manufact. Technol., Vol. 21, No. 1, p. 2, 1988
DOI
ScienceOn
|
8 |
주철원, 임성훈, 한병성,'감광성 BCB를 이용한 절연막층에서의 비아형성', 전기전자재료학회논문지, 14권, 5호, p. 351, 2001
|
9 |
이영민,'광소자 패키징 기술', 전기전자재료, 16권, 8호, p. 10, 2003
|
10 |
M. Hirano, K. Nishikawa, I. Toyoda, S. Aoyama, S. Sugitani, and K, Tamassaki, 'Three-dimensional interconnect technology for ultra-compact MMICs', Solid-state Elecro., Vol. 41, No. 10, p. 1451, 1997
DOI
ScienceOn
|
11 |
신용덕, 조인철,'세라믹 다층 기능 패키지', 전기전자재료, 13권, 7호, p. 14, 2000
|