Browse > Article
http://dx.doi.org/10.4313/JKEM.2009.22.2.123

Study on the Electric Characteristics of Electroplated Micro Vias with Current Mode  

Cha, Doo-Yeol (인하대학교 전자공학과)
Kang, Min-Suck (인하대학교 전자공학과)
Cho, Se-Jun (인하대학교 전자공학과)
Jang, Sung-Pil (인하대학교 전자공학과)
Publication Information
Journal of the Korean Institute of Electrical and Electronic Material Engineers / v.22, no.2, 2009 , pp. 123-127 More about this Journal
Abstract
In order to get more higher integration density of devices, it is getting to be used more and more micro via interconnection lines for interconnecting layers or devices. However, it is very important to enhance the electrical characteristic by reducing the electrical resistivity of micro via interconnection line because it affects the reliability of packaging. In this paper, Micro vias were patterned with a diameter from 10 to 100 um by increasing the step of 10 um and 100 um height and were fabricated by micromachining technology to investigate the electrical characteristic of micro via interconnection lines. These micro vias were filled with copper by electroplating process with appling pulse current mode. And the electrical characteristics of micro via interconnection lines were measured. The measured value of electrical resistivity shows with a range from 20 to $26\;m{\Omega}$. This value from micro via interconnection lines fabricated by pulse current mode electroplating process shows better result than the resistivity from than micro via interconnection lines fabricated by DC mode ($31\;m{\Omega}$).
Keywords
Micro via; Current mode; Micro machining technology; Resistivity;
Citations & Related Records
연도 인용수 순위
  • Reference
1 P. Ramm, 'Three-dimensional metallization for vertically integrated circuits', Microelectron. Eng., Vol. 37, p. 39, 1997   DOI   ScienceOn
2 C. H. Seah, S. Mridha, and L. H Chan, 'DC/pulse plating of copper for trench/via filling', J. Mater. Process. Technol., Vol. 114, p. 233, 2001   DOI   ScienceOn
3 T. Kobayashi, H, Kawasaki, K. Mihara, and H. Honma, 'Via-filling using electroplating for build-up PCBs', Electrochimica Acta, Vol. 47, p. 85, 2001   DOI   ScienceOn
4 D. Varadarajan, C. Y. Lee, and W. N. Gill, 'A tertiary current onto high aspect ratio sub-0.25 $\mu$m trenches', J Electrchem. Soc., Vol. 147, p. 3382, 2000   DOI   ScienceOn
5 R. Crowley, 'Three-dimensional electronics packaging', Tech. Rep. Tech Search Int. Inc. Austin, p. 7, 1995
6 K. Takahashi, T. Yoshihiro, Y. Yasuhiro, H. Masataka, S, Tomotoshi, M. Tadahiro, S. Masahiro, and B, Manabu, 'Current status of research and development for three- dimensional and chip stack technology', Jpn. J. Appl. Phys., Vol. 40, p. 3031, 2001   DOI
7 S. F. Al-Sarawi, D. Aboott, and P. D. Franzon, 'A review of 3-D packaging technology', IEEE Trans. on Comp. Packag. Manufact. Technol., Vol. 21, No. 1, p. 2, 1988   DOI   ScienceOn
8 주철원, 임성훈, 한병성,'감광성 BCB를 이용한 절연막층에서의 비아형성', 전기전자재료학회논문지, 14권, 5호, p. 351, 2001
9 이영민,'광소자 패키징 기술', 전기전자재료, 16권, 8호, p. 10, 2003
10 M. Hirano, K. Nishikawa, I. Toyoda, S. Aoyama, S. Sugitani, and K, Tamassaki, 'Three-dimensional interconnect technology for ultra-compact MMICs', Solid-state Elecro., Vol. 41, No. 10, p. 1451, 1997   DOI   ScienceOn
11 신용덕, 조인철,'세라믹 다층 기능 패키지', 전기전자재료, 13권, 7호, p. 14, 2000