1 |
H. C. Cheng, W. K. Lai, C. C. Hwang, M. H. Juang, S. C. Chu, and T. F. Liu, "Suppression of boron penetration for p+ stacked poly-Si gates by using inductively coupled N2 plasma treatment", IEEE Electron Device Letters, Vol. 20, No. 10, p. 535, 1999
DOI
ScienceOn
|
2 |
A. Velso, F. N. Cubaynes, A. Rothschild, S. Mertens, R. Degraeve, R. O'Cornor, and M. Jurczak, "Ultra-thin oxynitride gate dielectrics by pulsed-RF DPN for 65 nm general purpose CMOS applications", IEEE, p. 239, 2003
|
3 |
박호우, 노용한, "Decoupled plasma nitridation 공정 적용을 통한 negative bias temperature instability 특성 개선", 전기전자재료학회논문지, 18권, 10호, p. 883, 2005
과학기술학회마을
DOI
|
4 |
C. Y. Wong, J. Y.-C. Sun, Y. Taur, C. S. Oh, R. Angelucci, and B. Davari, "Doping of N+ and P+ polysilicon in a dual-gate CMOS process", IEDM Tech. Dig., p. 238, 1988
|
5 |
S. Wolf, "Silicon processing for VLSI era", Vol. 2, 6.3 p-Channel Devices in CMOS, p. 392, 1990
|
6 |
Y. H. Lin, C. L. Lee, T. F. Lei, and T. S. Chao, "Thin polyoxide on the top of poly-Si gat e to suppress boron penetration for PMOS", IEEE Electron Device Letters, Vol. 16, No. 5, p. 164, 1995
DOI
ScienceOn
|
7 |
H. H. Tseng, Y. Jeon, P. Abramowitz, T. Y. Luo, L. Hebert, J. J. Lee, and A. Sultan, "Ultra-thin decoupled plasma nitridation (DPN) oxynitride gate dielectric for 80-nm advanced technology", IEEE Electron Device Letters, Vol. 23, No. 12, p. 704, 2002
|