1 |
P. M. Carter and B. R. Wilkins, 'Influences on soft error rates in static RAM's', IEEE J. Solid-State Circuits, Vol. SC-22, No.3, p. 430, 1987
DOI
|
2 |
S.-W. Fu, A. M. Mohsen, and T. C. May, 'Alpha-particle-induced charge collection measurements and the effectiveness of a novel p-Well protection barrier on VLSI memories', IEEE Transactions on Electron Devices, Vol. ED-32, No.1, p. 49, 1985
DOI
ScienceOn
|
3 |
D. S. Yaney, J. T. Nelson, and L. L., Vanskike, 'Alpha-particle tracks in silicon and their effect on dynamic MOS RAM reliability', IEEE Trans. on Electron devices, Vol. ED-26, p. 10, 1979
DOI
ScienceOn
|
4 |
D. Burnett, C. Lage, and A. Borrman, 'Soft-error-rate improvement in advanced BiCMOS SRAMs', IEEE International Reliability Physics Symposium, p. 156, 1993
|
5 |
C. Lage, D. Burnett, T. McNelly, K. Baker, A. Bormann, D. Dreier, and V. Soorholtz, 'Soft Error Rate and Stored Charge Requirements in Advanced High-density SRAMs', IEEE IEDM Tech. Dig., p. 821, 1993
|
6 |
Y. Okazaki, T. Kobayashi, S. Konaka, T. Morimoto, M. Takahashi, K. Imai, and Y. Kado, 'New well structure for deep sub- CMOS/BiCMOS using thin epitaxy over buried layer and trench isolation', Symposium on VLSI Technology, p. 83, 1990
|
7 |
S. Murakami, K. Ichinose, K. Anami, and S. Kayano, 'Improvement of soft-error rate in MOS SRAM's', IEEE J. of Solid-state Circuits, Vol. 24, No.4, p. 860, 1989
|
8 |
P. E. Dodd, 'Device simulation of charge collection and single event upset', IEEE Trans. Electron Device, Vol. 43, p. 561, 1996
|