Electrical Characteristics of SRAM Cell with Stacked Single Crystal Silicon TFT Cell |
Kang, Ey-Goo
(극동대학교 정보통신학부)
Kim, Jin-Ho (고려대학교 전기공학과) Yu, Jang-Woo (고려대학교 전기공학과) Kim, Chang-Hun (고려대학교 전기공학과) Sung, Man-Young (고려대학교 전기공학과) |
1 | Jang, J. H., 'Novel 3-dimensional 46 SRAM technology with 0.294 (stacked single-crystal SI) cell and SSTFT (stacked single-crystal thin film transistor)', Proc. of ESSDERC, p. 445, 2004 |
2 | H. Kato, 'Consideration of poly-si loaded cell capacity limits for low power and high-speed SRAMs', IEEE JSCC, p. 683, 1992 DOI ScienceOn |
3 | T. Ohzone, 'Ion-implanted Ti poly crystallinesilicon high value resistor for high density poly load static RAM application', IEEE Trans. ED., Vol. 32, p. 1749, 1985 DOI ScienceOn |
4 | J. H. Friedrich, 'A coincident-select MOS storage array', IEEE JSCC, p. 280, 1968 |
5 | Y. Tarui, 'A 40 ns 144 bit n-channel MOS LSI memory', IEEE JSCC, p. 271, 1969 |
6 | R. M. ]ecmen, 'HMOS II Static RAMs overtake bipolar competition', Electronics, Vol. 52, p. 124, 1979 |