Browse > Article
http://dx.doi.org/10.4313/JKEM.2005.18.5.431

Design and fabrication of the Built-in Testing Circuit for Improving IC Reliability  

Ryu, Jang-Woo (고려대학교 전기공학과)
Kim, Hoo-Sung (삼성전자(주) 메모리 사업부)
Yoon, Jee-Young (고려대학교 전기공학과)
Hwang, Sang-Joon (고려대학교 전기공학과)
Sung, Man-Young (고려대학교 전기공학과)
Publication Information
Journal of the Korean Institute of Electrical and Electronic Material Engineers / v.18, no.5, 2005 , pp. 431-438 More about this Journal
Abstract
In this paper, we propose the built-in current testing circuit for improving reliability As the integrated CMOS circuits in a chip are increased, the testability on design and fabrication should be considered to reduce the cost of testing and to guarantee the reliability In addition, the high degree of integration makes more failures which are different from conventional static failures and introduced by the short between transistor nodes and the bridging fault. The proposed built-in current testing method is useful for detecting not only these failures but also low current level failures and faster than conventional method. In normal mode, the detecting circuit is turned off to eliminate the degradation of CUT(Circuits Under Testing). The differential input stage in detecting circuit prevents the degradation of CUT in test mode. It is expected that this circuit improves the quality of semiconductor products, the reliability and the testability.
Keywords
Current testing; Built-in current sensor; BICS; Iddq testing; Testability;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 S. D. Millmann, E. J. McCluskey, and J. M. Acken, 'Diagnosing CMOS bridging faults with stuck-at fault dictionaries', in Proc. International Test conf., p. 860, 1990   DOI
2 J. M. Soden, R. K Treece, M. R. Tailor, and C. F. Hawkins, 'CMOS IC stuck-open fault electrical effects and design consideration', in Proc. International Test conf. p. 423, 1989
3 T. M. Storey and W. Maly, 'CMOS bridging' faults detection', in Proc. International Test conf., p. 842, 1990
4 F. Vargas and N. Nicolaidis, 'SEU-tolerant SRAM design based on current monitoring', in Proc. 24th International Symp. on Fault-Tolerant Computer., p. 106, 1994
5 S. R. Mallarapu and A. J. Hoffman, 'Iddq testing on a custom automative IC', IEEE J. Solid-State Circuit, Vol. 30, No.3, p. 295, 1995
6 Y. Miura and K. Kinoshita, 'Circuit design for built-in current testing', in Proc. International Test Conference, p. 873, 1992
7 강성호, 박은세, 장 훈, 최호용, 홍성제, '테스팅 및 테스팅을 고려한 설계', 홍릉과학출판사, p.19, 245, 1998
8 J. B. Kim, S. J. Hong, and J. Kim, 'Design of a built-in current sensor for IDDQ testing', IEEE J. Solid-State Circuit, Vol. 33, No.8, p. 1266, 1998
9 H. S. Kim, S. W. Park, S. W. Hong, and M. Y. Sung, 'A study on the design of bulit-in current sensor for high-speed Iddq testing', 한국전기전자재료학회 2004하계학술 대회논문집, p. 1254, 2004
10 W. Maly, 'Realistic fault modeling for VLSI testing', in Proc. Design Automation conf., p. 173, 1987
11 H. S. Kim, J. Y. Kim, and M. Y. Sung, 'Wafer burn-in method of SRAM for multi chip package', Trans. EEM, Vol. 5, No.4, p. 138, 2004
12 P. Banerjee and J. A. Abraham, 'Characterization and testing of physical failures in MOS logic circuits', IEEE Design and Test, Vol. 1, p. 76, 1984
13 김철운, 김영민, 김태성, 'T-ws 고장 검출을 위한 테스트 방법의 개선', 전기전자재료학회논문지 ,10권,4호, p. 349, 1997
14 F. J. Ferguson, and J. P. Shen, 'A CMOS fault extractor for inductive fault analysis', IEEE Trans. Computer- Aided Design, Vol. 7, Iss. 11, p, 1181, 1988
15 R. Rajsuman, 'Iddq testing for CMOS VLSI', in Proc, of the IEEE, Vol. 88, Iss. 4, p. 544, 2000
16 J. P. Hurst and A. D. Singh, 'A differential built-in current sensor design for high-speed Iddq testing', IEEE J. Solid-State Circuit, Vol. 32, Iss. 1, p. 122, 1997
17 V. Stopjakova, H. Manhaeve, and M. Sidiropulos, 'On-chip transient current monitor for testing of low-voltage CMOS IC', in Proc. Euroean Test conf., p. 266, 1997
18 P. Nign and W. Maly, 'A self-testing ALU using built-in current sensing', in Proc, IEEE Custom Integrated Circuit conf., p. 22.1.1, 1989
19 T. L. Shen, J. C. Daly, and J. C. Lo, 'A 2-ns detecting time, 2-um CMOS built-in current sensing circuit', IEEE J. Solid-State Circuit, Vol. 28, No.1, p. 72, 1993
20 J. J. Tang, K. J. Lee, and B. D. Liu, 'A practical current sensing technique for Iddq testing', IEEE Trans. Computer- Aided Design, Vol. 3, No.2, p. 302, 1995
21 M. Favalli, P. Olivo, M. Damiani, and B. Ricco, 'Novel design for testability schemes for CMOS IC's', IEEE J. Solid-State Circuit, Vol. 25, Iss. 5, p. 1239, 1990