Browse > Article
http://dx.doi.org/10.4313/JKEM.2005.18.5.423

Single-silicon TFT Structure for Kink-effect Suppression with Symmetric Dual-gate by Three Split floating N+ Zones  

Lee, Dae-Yeon (고려대학교 전기공학과 반도체 및 CAD 연구실)
Hwang, Sang-Jun (고려대학교 전기공학과 반도체 및 CAD 연구실)
Park, Sang-Won (고려대학교 전기공학과 반도체 및 CAD 연구실)
Sung, Man-Young (고려대학교 전기공학과 반도체 및 CAD 연구실)
Publication Information
Journal of the Korean Institute of Electrical and Electronic Material Engineers / v.18, no.5, 2005 , pp. 423-430 More about this Journal
Abstract
In this paper, we have simulated a Symmetric Dual-gate Single-Si TFT which has three split floating $n^{+}$ zones. This structure reduces the kink-effect drastically and improves the on-current. Due to the separated floating $n^{+}$ zones, the transistor channel region is split into four zones with different lengths defined by a floating $n^{+}$ region. This structure allows an effective reduction of the kink-effect depending on the length of two sub-channels. The on-current of the proposed dual-gate structure is 0.9 mA while that of the conventional dual-gate structure is 0.5 mA at a 12 V drain voltage and a 7 V gate voltage. This results show a $80 {\%}$ enhancement in on-current by adding two floating $n^{+}$ zones. Moreover we observed the reduction of electric field In the channel region compared to conventional single-gate TFT and the reduction of the output conductance in the saturation region. In addition we also confirmed the reduction of hole concentration in the channel region so that the kink-effect reduces effectively.
Keywords
Dual-gate TFT; Floating N+; On-current; Kink effect; Output conductance;
Citations & Related Records
연도 인용수 순위
  • Reference
1 L. Mariucci, G. Fortunato, A. Bonfiglietti, M. Cuscuna, A. Pecora, and A. Valletta 'Polysilicon TFT structures for kink-effect suppresision', IEEE Trans. Electron Devices, Vol. 51, No.7, p. 1135, 2004
2 M. Valdinoci, L. Colalongo, and G. Baccarani, Senior Member, IEEE, Guglielmo Fortunato, A. Pecora, and I. Policicchio, 'Floating body effects in polysilicon thin-film transistors', IEEE Trans. Electron Devices, Vol. 44, No. 12, p. 2234, 1997
3 김성환, 김재욱, 성만영, 'Dual gate oxide 공정에서 Gate oxide thinning 방지에 대한 고찰', 전기전자재료학회 2003하계학술대회논문집, 4 권,2호, p. 223, 2003
4 Abe. T, Sunagawa. K, Uchiyama. A, Yoshizawa. K, and Nakazato. Y, 'Fabrication and bonding strength of bonded silicon-quartz wafers', Jpn. J. Appl, Physics, Vol. 32, No. 1B, p. 334, 1993
5 W.-B. Choi, B.-K. Ju, S.-J. Jeong, N.-Y. LEE, K.- H. Koh, M. R. Haskard, M. Y. Sung, and M.-H. Oh, 'Anodic bonding technique under low-temperature and lowvoltage using evaporated glass', 9th International Vaccum Microelectonics Conference, St, Petersburg, p. 427, 1996
6 김제윤, 정민철, 윤지영, 김상식, 성만영, 강이구, 'A study on the improvement of forward blocking characteristics in the static induction transistor', 전기전자재료학회 2004하계학술대회논문집, 5권, 1호, p. 292, 2004
7 김진호, 김제윤, 유장우, 성만영, 김기남, 'The study of improving forward blocking characteristics for small sized lateral trench electrode power MOSFET using trench isolation', 전기전자재료학회 2004하계학술대회 논문집, 5권, 1호, p. 9, 2004