1 |
K.-T. Park, et al. "Three-dimensional 128 Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB/s high-speed programming," IEEE Journal of Solid-State Circuits Vol.50, No.1, pp.204-213, 2014. DOI: 10.1109/JSSC.2014.2352293
DOI
|
2 |
M. Kang, et al. "Improving read disturb characteristics by using double common source line and dummy switch architecture in multi level cell nand flash memory with low power consumption," Japanese Journal of Applied Physics, Vol.50, 2011. DOI: 10.1143/JJAP.50.04DD03
DOI
|
3 |
Y. Kim, et al. "Three-dimensional NAND flash architecture design based on single-crystalline stacked array," IEEE Transactions on Electron Devices, Vol.59, No.1, pp.35-45. DOI: 10.1109/TED.2011.2170841
DOI
|
4 |
Jae-Woo Lee, Jong-Won Lee, and Myeong-Gon Kang. "The Analysis of Lateral Charge Migration at 3D-NAND Flash Memory by Tapering and Ferroelectric Polarization," Journal of IKEEE, Vol.25, No.4, pp.770-773, 2021. DOI: 10.7471/ikeee.2021.25.4.770
DOI
|
5 |
Jeong, Y., S. J. Baik, and M. Kang. "Study of program scheme using ferroelectric material in 3D NAND flash memory," Proceedings of the International Conference on Electronics, Information, and Communication, 2020.
|
6 |
Y. Kim, and M. Kang, "Down-coupling phenomenon of floating channel in 3D NAND flash memory," IEEE Electron Device Letters, Vol.37, p.12, 1566-1569, 2016. DOI: 10.1109/LED.2016.2619903
DOI
|
7 |
Choi, Seonjun, et al. "Floating filler (FF) in an indium gallium zinc oxide (IGZO) channel improves the erase performance of vertical channel NAND flash with a cell-on-peri (COP) structure," Electronics, Vol.10, No.13, pp.1561, 2021. DOI: 10.3390/electronics10131561
DOI
|
8 |
J.-K. Jeong, et al. "Charge Migration Analysis of 3D SONOS NAND Flash Memory Using Test Pattern," JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, Vol.20, No.2, pp.151-157, 2020. DOI: 10.5573/JSTS.2020.20.2.151
DOI
|