1 |
C. P. Renteria-Mejia and J. Velasco-Medina, "Hardware Design of an NTT-based Polynomial Multiplier," in Proc. of the IX Southern Conference on Programmable Logic (SPL), pp.1-5, 2014. DOI: 10.1109/SPL.2014.7002209
DOI
|
2 |
A. C. Mert et al., "Design and Implementation of a Fast and Scalable NTT-Based Polynomial Multiplier Architecture," in Proc. of the Euromicro Conference on Digital System Design (DSD), pp.253-260, 2019. DOI: 10.1109/DSD.2019.00045
DOI
|
3 |
J. G. Proakis and D. G. Manolakis, Digital Signal Processing, 4th Edition, Prentice Hall, 2007.
|
4 |
A. C. Mert et al., "FPGA implementation of a run-time configurable NTT-based polynomial multiplication hardware," Microprocessors and Microsystems, vol.78, pp.103219, 2020. DOI: 10.1016/j.micpro.2020.103219
DOI
|
5 |
S. Vijayakumar and R. Korah, "Area and power efficient hybrid PTCSL MUX design," European Journal of Scientific Research, vol.83, no.1, pp.39-52, 2012.
|
6 |
M. Alioto and G. Palumbo, "Analysis and Comparison on Full Adder Block in Submicron Technology," IEEE Transactions on VLSI Systems, vol.10, no.6, pp.806-823, 2002. DOI: 10.1109/TVLSI.2002.808446
DOI
|
7 |
H. Nejatollahi, et al., "Post-Quantum Lattice-Based Cryptography Implementations: A Survey," ACM Computing Surveys, vol.51, no.6, pp.1-41, 2019. DOI: 10.1145/3292548
DOI
|
8 |
R. C. Agarwal and C. S. Burrus, "Number Theoretic Transforms to Implement Fast Digital Convolution," Proceedings of the IEEE, vol.63, no.4, pp.550-560, 1975. DOI: 10.1109/PROC.1975.9791
DOI
|
9 |
G. X. Yao, et al., "Recofigurable Number Theoretic Transform Architectures for Cryptographic Applications," in Proc. of the International Conference on Field-Programmable Technology, pp.308-311, 2010. DOI: 10.1109/FPT.2010.5681440
DOI
|
10 |
P. Longa and M. Naehrig, Cryptology and Network Security, Springer, Cham, 2016. DOI: 10.1007/978-3-319-48965-0
DOI
|