Browse > Article
http://dx.doi.org/10.7471/ikeee.2021.25.1.229

Low-area DNN Core using data reuse technique  

Jo, Cheol-Won (Dept. of Electronic and Computer Eng., Seokyeong University)
Lee, Kwang-Yeob (Dept. of Electronic and Computer Eng., Seokyeong University)
Kim, Chi-Yong (Dept. of Software, Seokyeong University)
Publication Information
Journal of IKEEE / v.25, no.1, 2021 , pp. 229-233 More about this Journal
Abstract
NPU in an embedded environment performs deep learning algorithms with few hardware resources. By using a technique that reuses data, deep learning algorithms can be efficiently computed with fewer resources. In previous studies, data is reused using a shifter in ScratchPad for data reuse. However, as the ScratchPad's bandwidth increases, the shifter also consumes a lot of resources. Therefore, we present a data reuse technique using the Buffer Round Robin method. By using the Buffer Round Robin method presented in this paper, the chip area could be reduced by about 4.7% compared to the conventional method.
Keywords
Data Reuse; Round Robin; BSPE; Demux by index; Deep Learning;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Chen, Yu-Hsin, et al. "Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks," IEEE journal of solid-state circuits Vol.52, No.1, pp.127-138, 2016. DOI: 10.1109/JSSC.2016.2616357   DOI
2 Alwani, Manoj, et al. "Fused-layer CNN accelerators," 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE, 2016. DOI: 10.1109/MICRO.2016.7783725   DOI
3 Cheol-Won Jo, Kwang-Yeob Lee, and Ki-Hun Nam. "Implementation of low power BSPE Core for deep learning hardware accelerators," Journal of IKEEE Vol.24, No.3, pp.895-900, 2020. DOI: 10.7471/ikeee.2020.24.3.895   DOI
4 Cheol-Won Jo, Kwang-Yeob Lee, "Bit-Serial multiplier based Neural Processing Element with Approximate adder tree," International SoC Design Conference(ISOCC), 2020. DOI: 10.1109/ISOCC50952.2020.9332993   DOI
5 Chen, Tianshi, et al. "Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning," ACM SIGARCH Computer Architecture News, Vol.42, No.1, pp.269-284, 2014. DOI: 10.1145/2541940.2541967   DOI