1 |
Chen, Yu-Hsin, et al. "Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks," IEEE journal of solid-state circuits Vol.52, No.1, pp.127-138, 2016. DOI: 10.1109/JSSC.2016.2616357
DOI
|
2 |
Alwani, Manoj, et al. "Fused-layer CNN accelerators," 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE, 2016. DOI: 10.1109/MICRO.2016.7783725
DOI
|
3 |
Cheol-Won Jo, Kwang-Yeob Lee, and Ki-Hun Nam. "Implementation of low power BSPE Core for deep learning hardware accelerators," Journal of IKEEE Vol.24, No.3, pp.895-900, 2020. DOI: 10.7471/ikeee.2020.24.3.895
DOI
|
4 |
Cheol-Won Jo, Kwang-Yeob Lee, "Bit-Serial multiplier based Neural Processing Element with Approximate adder tree," International SoC Design Conference(ISOCC), 2020. DOI: 10.1109/ISOCC50952.2020.9332993
DOI
|
5 |
Chen, Tianshi, et al. "Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning," ACM SIGARCH Computer Architecture News, Vol.42, No.1, pp.269-284, 2014. DOI: 10.1145/2541940.2541967
DOI
|