A Study on LVTSCR-Based N-Stack ESD Protection Device with Improved Electrical Characteristics |
Jin, Seung-Hoo
(Dept. of Electronics Engineering, Dankook University)
Woo, Je-Wook (Dept. of Electronics Engineering, Dankook University) Joung, Jang-Han (Dept. of Electronics Engineering, Dankook University) Koo, Yong-Seo (Dept. of Electronics Engineering, Dankook University) |
1 | C. Y. Lin, Y. H. Wu, and M. D. Ker, "Low-leakage and low-trigger-voltage SCR device for ESD protection in 28nm high-k metal gate CMOS process," IEEE Electron Device Lett., vol.37, no.11, pp,1387-1390, 2016. DOI: 10.1109/LED.2016.2608721 DOI |
2 | Z. Wang, R. C. Sun, J. Liou, and D. G. Liu, "Optimized pMOS-triggered bidirectional SCR for low-voltage ESD protection applications," IEEE Trans. Electron Device, vol.61, no.7 pp. 2588-2594, 2014. DOI: 10.1109/TED.2014.2320827 DOI |
3 | Y. C. Huang and M. D. Ker, "A latchup-immune and robust SCR device for ESD protection in 0.25-um 5-V CMOS Process," IEEE Electron Device Lett., vol.34, no.5, pp.674-676, 2013. DOI: 10.7471/ikeee.2020.24.3.890 DOI |
4 | A. Chatterjee and T. Polgreen, "A low-voltage triggering SCR for on-chip ESD protection at ouput and input pads," IEEE Electron Device Lett., vol.12, pp.21-22, 1991. DOI: 10.1109/VLSIT.1990.111015 DOI |
5 | V. A. Vashchenko, A. Concannon, M. T. Beek and P. Hopper, "High holding voltage cascoded LVTSCR structures for 5.5-V tolerant ESD protection clamps," IEEE Transactions on Device and Materials Reliability, vol.4, no.2 pp.273-280, 2004. DOI: 10.1109/TDMR.2004.826584 DOI |
6 | M. D. Ker, C. H. Chang, "Stacked-NMOS triggered silicon-controlled rectifier for ESD protection in high/low-voltage-tolerant I/O interface," IEEE Electron Device Lett., vol.23, no.6, pp.363-365, 2002. DOI: 10.1109/LED.2002.1004236 DOI |