1 |
Akhila Abba, K Amarender, “Improved Power Gating Technique for Leakage Power Reduction,” Research Inventy: International Journal Of Engineering And Science, Vol. 4, No. 10, pp. 06-10, Oct. 2014.
|
2 |
Huan Minh Vo, Chul-Moon Jung, Eun-Sub Lee, and Kyeong-Sik Min, “Dual-switch power gating revisited for small sleep energy loss and fast wake-up time in sub-45-nm nodes,” IEICE Electronics Express, Vol. 8, No. 4, pp. 232-238, Feb. 2011. DOI:10.1587/elex.8.232
DOI
|
3 |
Ik Joon Chang, Sang Phill Park, and Kaushik Roy, “Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation,” IEEE Journal Of Solid-State Circuits, Vol. 45, No. 2, pp. 401-410, February 2010. DOI:10.1109/JSSC.2009.2036764
DOI
|
4 |
Yvain Thonnart, Edith Beigne, Alexandre Valentian, and Pascal Vivet, “Power Reduction of Asynchronous Logic Circuits Using Activity Detection,” IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 17, No. 7, pp. 893-906, July 2009. DOI:10.1109/TVLSI.2008.2011912
DOI
|
5 |
Chong-Fatt Law, Bah-Hwee Gwee, and Joseph S. Chang, “Modeling and Synthesis of Asynchronous Pipelines,” IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 4, pp. 682-695, April 2011. DOI:10.1109/TVLSI.2009.2039501
DOI
|
6 |
Predictive Technology Model (PTM) at http://ptm.asu.edu.
|