1 |
Joo-Young Lee "Analysis of SCR, MVSCR, LVTSCR with I-V Characteristic and Turn on Time," j.inst.Korean.electr.electron.eng, vol. 20, no. 3, pp. 295-298, 2016. DOI:10.7471/ikeee.2016.20.3.295
|
2 |
Bo-Bae Song, Yong-Seo Koo, "Highly Robust AHHVSCR-Based ESD Protection Circuit," ETRI Journal, vol 38 no. 2, pp 272-279, 2015. DOI:10.4218/etrij.16.2515.0037
DOI
|
3 |
Jin-Woo Jung, "Analysis of The Dual-Emitter LIGBT with Low Forward Voltage Loss and High Lacth-up Characteristics" j.inst.Korean.electr.electron.eng, Vol. 15, No 2. 164-170, June 2011.
|
4 |
M.D. Ker and C.C. Yen, "Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latch up-Like Failure During System-Level ESD Test," IEEE J . Solid-State Circuits, vol. 43, no. 11, pp. 2533- 2545. 2008. DOI:10.1109/JSSC.2008.2005451
DOI
|
5 |
O. Quittard, Z. Mrcarica, F. Blanc, G. Notermans, T. Smedes, and H.van Zwol, "ESD protection for high-voltage CMOS technologies." EOS/ESD Symp, pp. 77-86, 2006.
|