Browse > Article
http://dx.doi.org/10.7471/ikeee.2016.20.3.285

High Speed Low Power Decision-Feedback Equalizer Techniques  

Min, Woong-Ki (College of Information and Communication Engineering, Sungkyunkwan University)
Kong, Bai-Sun (College of Information and Communication Engineering, Sungkyunkwan University)
Publication Information
Journal of IKEEE / v.20, no.3, 2016 , pp. 285-290 More about this Journal
Abstract
Inter-symbol interference (ISI) due to channel bandwidth limitation constrains the maximum data rate in high speed I/O. Decision feedback equalizer (DFE) is known as the most popular technique for removing ISI. To ensure fast data transmission, not only removing ISI but also raising maximum operating frequency of the circuit itself by relaxing feedback delay margin is important. For single-ended signaling, DFE should cancel out both ISI and high frequency noises. Low-power operation is as important as fast operation because required DFE elements increase as the data rate goes up. This paper surveys recent techniques for fast DFE by removing ISI and high frequency noises, and low power DFE and discusses about their merits and limitations.
Keywords
DRAM memory channel; Decision Feedback Equalizer(DFE); single-ended signaling; crosstalk; low power;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. H. Lee, "Low - C ost CRCS cheme by Using DBI(Data Bus In version) for High Speed Semiconductor Memory ," j.inst.Korean.electr.electron.eng, vol.14, no.2, pp. 33-40, Mar. 2010.
2 H. -J. Chi, J. -S. Lee, S. -H. Jeon, S. -J. Bae, Y. -S. Sohn, J. -Y. Sim, and H. -J. Park, "A Single-Loop SS-LMS Algorithm With Single-Ended Integrating DFE Receiver for Multi-Drop DRAM Interface," IEEE J. Solid-State Circuits, vol. 46, no. 9, pp. 2053-2063, Sep. 2011.   DOI
3 S. -J. Bae, H. -J. Chi, J. -S. Lee, J. -Y. Sim, and H. -J. Park, "A 2Gb/s CMOS Integrating Two-Tap DFE Receiver for Four-Drop Single Ended Signaling," IEEE J. Solid-State Circuits, vol. 56, no. 8, pp. 1645-1656, Aug. 2009.
4 T. O. Dickson, J. F. Bulzacchelli, and D. J. Friedman, "A 12Gb/s 11mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1298-1305, Apr. 2009.   DOI
5 K. Jung, A. Amirkhany, and K. Kaviani, "A 0.94mW/Gb/s 22Gb/s 2-Tap Partial -Response DFE Receiver in 40nm LP CMOS," ISSCC Dig. Tech. Papers, 2013.
6 H. -W. Lim, S. -W. Choi, S. -K. Lee, C. -H. Baek, J. -Y. Lee, G. -C. Hwang, B. -S. Kong, and Y. -H. Jun, "A 5.8Gb/s Adaptive Integrating Duobinary-Based DFE Receiver for Multi-Drop Memory Interface," ISSCC Dig. Tech. Papers, 2015.
7 M. H. Nazari, and A. E. Neyestanak, "A 15-Gb/s 0.5-mW/Gbps Two-Tap DFE Receiver With Far-End Crosstalk Cancellation," IEEE J. Solid-State Circuits, vol. 47, no. 10, pp. 2420-2432, Oct. 2012.   DOI
8 W. H. Shin, Y. H. Jun, and B. S. Kong, "A DFE Receiver with Equalized VREF for Multidrop Single-Ended Signaling," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 7, pp. 412-416, Jul. 2013.   DOI
9 A. Agrawal, J. F. Bulzacchelli, T. O. Dickson, Y. Liu, J. A. Tierno, and D. J. Friedman, "A 19-Gb/s Serial Link Receiver With Both 4-Tap FFE and 5-Tap DFE Functions in 45-nm SOI CMOS," IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 3220-3231, Dec. 2012.   DOI
10 K. J. Wong, A. Rylyakov, and C. K. Yang, "A 5-mW 6-Gb/s Quarter-Rate Sampling Receiver With a 2-Tap DFE Using Soft Decisions," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 881-888, Apr. 2007.   DOI
11 S. M. Lee, J. H. Kim, J. Kim, Y. Kim, H. Lee, J. Y. Sim, and H. J. Park, "A 27% Reduction in transceiver Power for Single Ended Point to Point DRAM Interface with the Termination Resistance of $4{\times}Z_0$ at both TX and RX," ISSCC Dig. Tech. Papers, 2013.
12 S. Shahramian, H. Yasotharan, and A. C. Carusone, "Decision Feedback Equalizer Architectures With Multiple Continuous-Time Infinite Impulse Response Filters," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 6, pp. 326-330, Jun. 2012.   DOI
13 S. Shahramian, and A. C. Carusone, "A 0.41pJ/Bit 10Gb/s Hybrid 2 IIR and 1 Discrete Time DFE Tap in 28nm LP CMOS," IEEE J. Solid-State Circuits, vol. 50, no. 7, pp. 1722-1735, Jul. 2015.   DOI