1 |
Gwon Won-Ok; Park Kyung; Kim Myoung-Jun, "high-speed serial transceiver built-in FPGA technology trends", Weekly Technology Trends 1110, pp.16-24.
|
2 |
ElKader, S.A. ; Dessouky, M. "A 10 GHz Ring VCO Using a Wide Range Delay Cell Architecture", Microelectronics (ICM), International Conference on, 2009.
|
3 |
Maneatis, J.G. "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", Solid-State Circuits, IEEE Journal of, 1996.
|
4 |
P.Dudek; S.Szczepanski; J.V. Hatfield, "Ahigh-resolution CMOS time-to-digital converterutilizing a Vernier delay line," IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 240- 247, Feb. 2000.
DOI
ScienceOn
|
5 |
Marcel J.M. Pelgrom, Analog-to-Digital Conversion, Springer, p.304
|
6 |
Sung Ba-Ro-Saim; Kim Jong-In, Ryu Seung-Tak, "Low power high speed comparator for low supply application", IEEK, 2010
|