1 |
J. Patra, et al., "Behavioural Modelling and Simulation of PLL Based Integer N Frequency Synthesizer using Simulink," International Journal of Electronics and Communication Engineering, vol.5, no.3, pp.351-362, 2012.
|
2 |
X. Mao, et al., "Behavioral Modeling and Simulation of Jitter and Phase Noise in Fractional-N PLL Frequency Synthesizer," IEEE International Behavioral Modeling and Simulation Conference, pp.25-30, 2004. DOI: 10.1109/BMAS.2004.1393977
DOI
|
3 |
R. B. Staszewski, et al., "Event-Driven Simulation and Modeling of Phase Noise of an RF Oscillator," IEEE Transactions on Circuits and Systems I, vol.52, no.4, pp.723-733, 2005. DOI: 10.1109/ISCAS.2004.1329085
DOI
|
4 |
T. Wen, et at., "Phase Noise Simulation and Modeling of ADPLL by SystemVerilog," IEEE International Behavioral Modeling and simulation Workshop, 2008. DOI: 10.1109/BMAS.2008.4751235
DOI
|
5 |
M. Jurgo, et al., "Structure of All-Digital Frequency Synthesiser for IoT and IoV Applications," MDPI Electronics, pp.1-16, 2018. DOI: 10.3390/electronics8010029
DOI
|
6 |
V. Kratyuk, et al., "A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy," IEEE Transactions on Circuits and Systems II, vol.54, no.3, pp.247-251, 2007. DOI: 10.1109/TCSII.2006.889443
DOI
|
7 |
S. Kim, "Design of Fractional-N Digital PLL for IoT Application," Institute of Korean Electrical and Electronics Engineers, vol.23, no.3, pp.800-804, 2019. DOI: 10.7471/ikeee.2019.23.3.800
DOI
|