1 |
M.-D. Ker and C.-C. Yen, "Investigation and design of on-chip power rail ESD clamp circuits without suffering latchup-like failure during system-level ESD test," IEEE J. Solid-State Circuits, vol.43, no.11, pp.2533-2345, 2008. DOI: 10.1109/JSSC.2008.2005451
DOI
|
2 |
O. Semenov, H. Sarbishaei, and M. Sachdev, "ESD protection design for advanced CMOS," in Proc. SPIE, pp.123-131, 2001. DOI: 10.1007/978-1-4020-8301-3
DOI
|
3 |
R. G. Wagner, J. Soden, and C. F. Hawkins, "Extend and cost of EOS/ESD damage in an IC manufacturing process," in Proc. EOS/ESD Symp., pp.49-55, 1993.
|
4 |
M.-D. Ker and C.-C. Yen, "Investigation and design of on-chip powerrail ESD clamp circuits without suffering latchup-like failure during systemlevel ESD test," IEEE J. Solid-State Circuits, vol.43, no.11, pp.2533-2545, 2008. DOI: 10.1109/JSSC.2008.2005451
DOI
|
5 |
Albert Z,H. Wang, On-Chip ESD Protection for Integrated devices 2nd edition Springer, US,2002.
|
6 |
Y. Koo, K. Lee, K. Kim, and J. Kwon, "Design of SCRbased ESD protection device for power clamp using deepsubmicron CMOS technology," Microelectron. J., vol.40, no.6, pp.1007-1012, 2009. DOI: 10.1016/j.mejo.2009.01.001
DOI
|