Browse > Article
http://dx.doi.org/10.7471/ikeee.2022.26.1.119

A Study on SCR-based Dual Directional ESD Protection Device with High Holding Voltage by Self-Biasing Effect  

Jung, Jang-Han (Dept. of Electronics Engineering, Dankook University)
Jeong, Seung-Koo (Dept. of Electronics Engineering, Dankook University)
Koo, Yong-Seo (Dept. of Electronics Engineering, Dankook University)
Publication Information
Journal of IKEEE / v.26, no.1, 2022 , pp. 119-123 More about this Journal
Abstract
This paper propose a new ESD protection device suitable for 12V class applications by adding a self-biasing structure to an ESD protection device with high holding voltage due to additional parasitic bipolar BJT. To verify the operating principle and electrical characteristics of the proposed device, current density simulation and HBM simulation were performed using Synopsys' TCAD Simulation, and the operation of the additional self-biasing structure was confirmed. As a result of the simulation, it was confirmed that the proposed ESD protection device has a higher level of holding voltage compared to the existing ESD protection device. It is expected to have high area efficiency due to the dual structure and sufficient latch-up immunity in 12V-class applications.
Keywords
ESD; Latch-up; SCR; LTDDSCR; Holding Voltage;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. Oleg, S. Hossein, S. Manoj, "ESD Protection Device and Circuit Design for Advanced CMOS Technologies," Springer, 2008.
2 Albert Z. H. Wang, On-Chip ESD Protection for Integrated Circuits 2nd ed, Springer, 2002
3 M. D. Ker and C. C. Yen, "Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latch up-Like Failure During System-Level ESD Test," IEEE J.Solid-State Circuits, vol.43, no.11, pp.2533-2545. 2008. DOI: 10.1109/JSSC.2008.2005451   DOI
4 A. V. Vladislav, S. Andrei, "ESD Design for Analog Circuits," Springer, 2010
5 M.-D. Ker and S.-H. Chen, "Implementation of initial-on ESD protection concept with PMOS-triggered SCR devices in deep-submicron CMOS technology," IEEE J. Solid-State Circuits, vol.42, no.5, pp.1158-1168, 2007. DOI: 10.1109/JSSC.2007.894823   DOI
6 M.-D. Ker and K.-C. Hsu, "Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits," IEEE Trans. Device Mater. Rel., vol.5, no.2, pp. 235-249, 2005. DOI: 10.1109/TDMR.2005.846824   DOI
7 F. Du et al., "An improved silicon-controlled rectifier (SCR) for lowvoltage ESD application," IEEE Trans. Electron Devices, vol.67, no.2, pp. 576-581, 2020. DOI: 10.1109/TED.2019.2961124   DOI