1 |
Albert Z. H. Wang, On-Chip ESD Protection for Integrated Circuits 2nd ed, Springer, 2002.
|
2 |
Puligandla Viswanadham, Pratap Singh, Failure Modes and Mechanisms in Electronic Packages, Chapman&Hall International Thomson Publishing, pp.262-269, 1998.
|
3 |
O. Quittard, Z. Mrcarica, F. Blanc, G. Notermans, T. Smedes, and H.van Zwol, "ESD protection for high-voltage CMOS technologies," in Proc. EOS/ESD Symp., pp.77-86. 2006. DOI: 10.1109/EOSESD.2006.5256797
DOI
|
4 |
K. D Kim "A Study on the Novel SCR Nano ESD Protection Device Design and Fabrication," j.inst.Korean.electr.electron.eng, vol.9, no.2, pp.83-91, 2005.
|
5 |
R. G. Wagner, J. Soden and C. F. Hawkins, "Extend and Cost of EOS/ ESD Damage in an IC Manufacturing Process," in Proc. of the 15th EOS/ESD Symp., pp.49-55, 1993
|
6 |
Hyun-Young Kim, "A Study on the Electrical Characteristic of SCR-based Dual-Directional ESD Protection Circuit According to Change of Design Parameters," j.inst.Korean.electr.electron.eng, Vol.19, No.2, pp.265-270. 2015. DOI: 10.7471/ikeee.2015.19.2.265
DOI
|
7 |
M. D. Ker and C. C. Yen, "Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latch up-Like Failure During System-Level ESD Test," IEEE J.Solid-State Circuits, vol.43, no.11, pp.2533-2545. 2008. DOI: 10.1109/JSSC.2008.2005451
DOI
|