1 |
G. Hills et al., "Modern microprocessor built from complementary carbon nanotube transistors," Nature, vol.572, no.7771, pp.595-602, 2019.
DOI
|
2 |
PTM Models, http://ptm.asu.edu/
|
3 |
Anantha Chandrakasan, et al., "Design of High-Performance Microprocessor Circuits," WileyIEEE Press, 2000.
|
4 |
CNFET Models. http://nano.stanford.edu/models.php
|
5 |
Hitoshi. Saito, et al., "Development of 16 Mb NRAM Aiming for High Reliability, Small Cell Area, and High Switching Speed," 2021 IEEE International Memory Workshop (IMW), 2021. DOI: 10.1109/IMW51353.2021.9439617
DOI
|
6 |
http://nantero.com/technology/
|
7 |
J. Deng, et al., "A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistor Including Nonidealities and Its Application-Part I: Model of the Intrinsic Channel Region," IEEE Transactions on Electron Devices, vol.54, no.12, pp.3186-3194, 2007. DOI: 10.1109/SISPAD.2006.282864
DOI
|
8 |
J. Deng, et al., "A Compact SPICE Model for Carbon-Nanotube Field-Effect Tran sistors Including Nonidealities and Its Application-Part II: Full Device Model and Circuit Performance Benchmarking," IEEE Transactions on Electron Devices, vol.54, no.12, pp.3195-3205, 2007. DOI: 10.1109/TED.2007.909043
DOI
|
9 |
Nishant Patil, et al., "Design Methods for Misaligned and Mispositioned Carbon-Nanotube Immune Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.27, no.10, pp.1725-1736, 2008.
DOI
|
10 |
L. Liu et al., "Aligned, high-density semiconducting carbon nanotube arrays for high-performance electronics," Science, vol.368, no.6493, pp.850-856, 2020. DOI: 10.1126/science.aba5980
DOI
|
11 |
G. Cho, et al., "Design and process variation analysis of CNTFET-based ternary memory cells," Integration, vol.54, pp.97-108, 2016. DOI: 10.1016/j.vlsi.2016.02.003
DOI
|
12 |
S. Lin, et al., "Design of a CNTFET-based SRAM Cell by Dual-Chirality Selection," IEEE Transactions on Nanotechnology, vol.9, pp. 30-37, 2009.
DOI
|