Design of ESD Protection Circuit with improved Snapback characteristics Using Stack Structure
![]() |
Song, Bo-Bae
(Korea Electronics Technology Institute)
Lee, Jea-Hack (Korea Electronics Technology Institute) Kim, Byung-Soo (Korea Electronics Technology Institute) Kim, Dong-Sun (Korea Electronics Technology Institute) Hwang, Tae-Ho (Korea Electronics Technology Institute) |
1 | M. Ker and C. Yen, "Investigation and design of on-chip power-rail ESD clamp circuits without suffering latchup-like failure during system-level ESD test," IEEE J. Solid-State Circuits, vol.43, no.11, pp.2533-2545, 2008. DOI: 10.1109/JSSC.2008.2005451 DOI |
2 | Y. Koo, K. Lee, K. Kim, and J. Kwon, "Design of SCR-based ESD protection device for power clamp using deep-submicron CMOS technology," J. Microelectron, vol.40, no.6, pp.1007-1012, 2009. DOI: 10.1587/transele.E92.C.1188 DOI |
3 | C. Lin and R. Chang, "Design of ESD protection device for K/Ka-band applications in nanoscale CMOS process," IEEE Trans. Electron Devices, vol.62, no.9, pp.2824-2829, 2015. DOI: 10.1109/TED.2015.2450225 DOI |
4 | B. Song and Y. Koo, "Low Ron and high robustness ESD protection design for low-voltage power clamp application," Electron. Lett, vol.52, no.18, pp.1554-1555, 2016. DOI: 10.1049/el.2016.2391 DOI |
5 | B. Song, K. Do, and Y. koo, "SCR-Based ESD Protection Using a Penta-Well for 5V Applications," IEEE Journal of the Electron Devices Society, vol.6, pp.691-695, 2018. DOI: 10.1109/JEDS.2018.2817636 DOI |
![]() |