1 |
BLUETOOTH SPECIFICATION Version 5.0 Vol 6, Part A
|
2 |
G. D. Forney, Jr., "Maximum-likelihood sequence estimation of digital sequences in the presence of intersymbol interference," IEEE Trans. Inform. Theory, vol.IT-18, pp.363-378, 1972. DOI: 10.1109/TIT.1972.1054829
DOI
|
3 |
K. T. Nimisha and P. Biswagar, "Viterbi algorithm based Bluetooth low energy receiver for IoT," 2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, pp.978-981, 2017. DOI: 10.1109/RTEICT.2017.8256744
|
4 |
A. James and K. S. Chan, "Joint Detector Demodulator Decoder (JDDD) over ISI Channels," 2017 IEEE 85th Vehicular Technology Conference (VTC Spring), Sydney, NSW, pp.1-5, 2017. DOI: 10.1109/VTCSpring.2017.8108440
|
5 |
V. J. Alappat, M. Motani and C. K. Sann, "An Adaptive Joint Viterbi Detector Decoder (AJVDD)," 2016 10th International Conference on Signal Processing and Communication Systems (ICSPCS), Gold Coast, QLD, pp.1-5, 2016. DOI: 10.1109/ICSPCS.2016.7843343
|
6 |
Kheong Sann Chan, S. S. B. Shafiee, E. M. Rachid and Yong Liang Guan, "Optimal Joint Viterbi Detector Decoder (JVDD) over AWGN/ISI channel," 2014 International Conference on Computing, Networking and Communications (ICNC), Honolulu, HI, pp.282-286, 2014. DOI: 10.1109/ICCNC.2014.6785346
|
7 |
C. Park, Y. Jung, J. Kim and Y. Jung, "Joint Viterbi detection and decoding algorithm for bluetooth low energy systems," in Electronics Letters, vol. 56, no.6, pp.310-312, 173 2020. DOI: 10.1049/el.2019.2621
DOI
|
8 |
D. A. F. Ei-Dib and M. I. Elmasry, "Low-power register-exchange Viterbi decoder for high-speed wireless communications," 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), Phoenix-Scottsdale, AZ, USA, pp.V-V, 2002. DOI: 10.1109/ISCAS.2002.1010809
|
9 |
T. K. Truong, M. -. Shih, I. S. Reed and E. H. Satorius, "A VLSI design for a trace-back Viterbi decoder," in IEEE Transactions on Communications, vol.40, no.3, pp.616-624, 1992. DOI: 10.1109/26.135732
DOI
|
10 |
G. Feygin and P. Gulak, "Architectural tradeoffs for survivor sequence memory management in Viterbi decoders," in IEEE Transactions on Communications, vol.41, no.3, pp.425-429, 1993. DOI: 0.1109/26.221067
DOI
|
11 |
Chun-Yuan Chu, Yu-Chuan Huang and Aneu Wu, "ower efficient low latency survivor memory architecture for Viterbi decoder," 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, pp.228-231, 2008. DOI: 10.1109/VDAT.2008.4542454
|
12 |
Yun-Ching Tang, Do-Chen Hu, Weiyi Wei, Wen-Chung Lin and Hongchin Lin, "A memoryefficient architecture for low latency Viterbi decoders," 2009 International Symposium on VLSI Design, Automation and Test, Hsinchu, pp.335-338, 2009. DOI: 10.1109/VDAT.2009.5158163
|