1 |
Y. J. Min and C. Y. Choi, "ICT Industry and Policy Trend Analysis in the 4th Industrial Revolution," E-biz, 21, 2, pp. 103-118, 2020. DOI: 10.20462/TeBS.2020.04.21.2.103
|
2 |
K. Y. Ahn, "FuriosaAI-developing specialized AI chips," Communications of Korean Institute of Information Scientists and Engineers, Vol.38, No.3, pp.37-38, 2020.
|
3 |
STMicroelectronics, "Product," https://www.st.com/content/st_com/en.html
|
4 |
ARM, "Processor," https://developer.arm.com/ip-products/processors
|
5 |
ARM, "CortexTM-M0 Devices Generic User Guide," 2009.
|
6 |
ARM, "Arm(R) Cortex(R)-M0 DesignStartTM Eval Revision: r2p0," 2017.
|
7 |
J. Norhuzaimin and H. H. Maimun, "The design of high speed UART," 2005 Asia-Pacific Conference on Applied Electromagnetics. IEEE, 2005. DOI: 10.1109/APACE.2005.1607831.
|
8 |
ARM, "Cortex-M System Design Kit Technical Reference Manual," 2011.
|
9 |
Y. Joseph, The Definitive Guide to ARM(R) Cortex(R)-M0 and Cortex-M0+ Processors. Academic Press, 2015.
|
10 |
ARM, "AMBA 3 APB Protocol Specification v2.0," 2008.
|
11 |
ARM, "AMBA 3 AHB-Lite Protocol Specification v1.0," 2008.
|
12 |
Y. Yamagata and A. Yamawaki, "An Evaluation of Burst Transfer Inferred by a High-level Synthesis Tool," TENCON 2018-2018 IEEE Region 10 Conference. IEEE, 2018. DOI: 10.1109/TENCON.2018.8650448
|
13 |
G. Y. Jeong, J. S. Park, and S. C. Kim, "A Study on Multiplier Architectures Optimized for 32-bit RISC Processor with 3-Stage Pipeline," The Institute of Electronics and Information Engineers, pp.123-130, 2004.
|
14 |
V. Kumar, "Embedded Programming with the GNU Toolchain," 2011.
|
15 |
ARM, "ARM(R) Compiler v5.06 for Version 5," 2015.
|
16 |
ARM, "Procedure Call Standard for the Arm Architecture," 2019.
|
17 |
ARM, "ARM(R) Compiler armasm User Guide v6.6," 2016.
|