1 |
D. Sarkar, D. Datta, and S. Dasgupta, "Modeling of Leakage Current Mechanisms in Nanoscale DGMOSFET and its Application to Low Power SRAM Design," J. of Computers, Vol.3, No.2, pp.37-47, 2008. DOI: 10.4304/ jcp.3.2.37-47
|
2 |
V. Narendar and R.A. Mishra, "Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs)," Superlattices and Microstructures, Vol.85, pp.357-369, 2015. DOI: 10.1016/j.spmi.2015.06.004
DOI
|
3 |
S. Choe, K. Kwon, and S. Kim, "Performance Analysis of Tri-gate FinFET for Different Fin Shape and Source/Drain Structures," J. of the Institute of Electronics and Information Engineering, Vol.51, No.7, pp.1497-1507, 2014. DOI: 10.5573/ieie.2014.51.7.071
|
4 |
D. Manners, "Samsung starts mass production of 10nm 16Gb automotive LPDDR4X DRAM," https://www.electronicsweekly.com/news/business/samsung-starts-mass-production-10nm-16gb-automotive-lpddr4x-dram-2018-04/ 2018.
|
5 |
Y. Liu, T. Matsukawa, K. Endo, M. Masahara, S. Ouchi, K. Ishi, H. Yamauchi, J. Tsukada, Y. Ishikawa, and E. Suzuki, "Cointegration of High-Performance Tied-Gate Three-Terminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs With Asymmetric Gate-Oxide Thi8cknesses," IEEE Electron Device Letters, Vol.28, No.6, pp.517-519, 2007. DOI: 10.1109/LED.2007.896898
DOI
|
6 |
Q. Xie, Z. Wang, and Y. Taur, "Analysis of Short-Channel Effects in Junctionless DG MOSFETs," IEEE Trans. Electron Devices, Vol.64, No.8, pp. 3511-3514, 2017. DOI: 10.1109/TED.2017.2716969
DOI
|
7 |
Z. Ding, G. Hu, J. Gu, R. Liu, L. Wang, and T. Tang, "An analytic model for channel potential and subthreshold swing of the symmetric and asymmetric double-gate MOSFETs," Microelectronics J., Vol.42, No.3, pp.515-519, 2011. DOI: 10.1016/j.mejo.2010.11.002
DOI
|
8 |
C. Jiang, R. Liang, J. Wang and J. Xu, "A two-dimensional analytical model for short channel junctionless double-gate MOSFETs," AIP ADVANCES, Vol.5, pp.057122, 2015. DOI: 10.1063/1.4921086
DOI
|
9 |
H. Jung, "Analysis of Subthreshold Swing in Symmetric Junctionless Double Gate MOSFET Using high-k Gate Oxides," Int. J. Elec. & Elecn. Eng. & Telcomm, Vol.8, No.6, pp.334-339, 2019. DOI: 10.18178/ijeetc.8.6.334-339
|