1 |
Bryan Chan Jia Ching, Ab Al-Hadi Ab Rahman, Nabihah Ahmad, "Implementation of an Discrete Cosine Transform on Programmable System-on-hip," Journal of Physics: Conference Series, Vol.1049, 2018. DOI: 10.1088/1742-6596/1049/1/012084
|
2 |
Ahmed Ben Atitallah, Patrice Kadionik, Fahmi Ghozzi, Patrice Nouel, Nouri Masmoudi, Herve Levi, "An FPGA implementation of HW/SW codesign architecture for H.263 video coding," International Journal of Electronics and Communications, Vol.61, NO.9, pp.605-620 2007, DOI: 10.1016/j.aeue.2006.11.001
DOI
|
3 |
Enno Lubbers and Marco Platzner. "ReconOS: Multithreaded Programming for Reconfigurable Computers," ACM Transactions on Embedded Computing Systems (TECS), Vol.9, No.1, 2009. DIO: 10.1145/1596532.1596540
|
4 |
Xilinx, Zynq-7000 SoC Data Sheet: Overview (DS190), Xilinx, 2018.
|
5 |
Xilinx, Vivado Design Suite User Guide Partial Reconfiguration (UG909), Xilinx, 2019.
|
6 |
Xilinx, Partial Reconfiguration User Guide (UG702), Xilinx, 2013.
|
7 |
Andreas Agne, Markus Happe, Ariane Keller, Enno Lubbers, Bernhard Plattner, Marco Platzner, Christian Plessl, "ReconOS: An Operating System Approach for Reconfigurable Computing," IEEE Micro, Vol.34, No.1, pp.60-71, 2013. DIO: 10.1109/MM.2013.110
DOI
|
8 |
Jooheung Lee, Narayanan Vijaykrishnan, and Mary Jane Irwin, "Inverse discrete cosine transform architecture exploiting sparseness and symmetry properties," IEEE Transactions On Circuits And Systems For Video Technology, Vol.16, No.5, pp.655-662, 2006. DIO: 10.1109/TCSVT.2006.873155
DOI
|