1 |
E. Arikan, "Channel polarization:A method for constructing capacity achieving codes for symmetric binary-input memoryless channels," IEEE Trans. Inform. Theory, vol.55, pp.3051-3073, 2009. DOI: 10.1109/TIT.2009.2021379
DOI
|
2 |
SHRESTHA, Rahul; BANSAL, Pooja; SRINIVASAN, Srikant, "High-Throughput and High-Speed Polar- Decoder VLSI-Architecture for 5G New Radio," 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID), IEEE, pp.329-334, 2019. DOI: 10.1109/VLSID.2019.00075
|
3 |
WANG, Quanyv, et al. "Performance Analysis of Polar Codes for Wireless Sensor Networks," 2019 IEEE 9th International Conference on Electronics Information and Emergency Communication (ICEIEC), IEEE, pp.1-5, 2019. DOI: 10.1109/ICEIEC.2019.8784608
|
4 |
NGUYEN, Duc-Phuc, et al. "Performance Enhancement of Polar Codes in Multi-level Cell NAND Flash Memories using Systematic Encoding," 2019 19th International Symposium on Communications and Information Technologies (ISCIT), IEEE, pp.621-626, 2019. DOI: 10.1109/ISCIT.2019.8905168
|
5 |
B. Yuan and K. K. Parhi, "Low-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit Decoding," IEEE Transactions on Circuits and Systems I: Regular Papers, vol.61, no.4, pp.1241-1254, 2014. DOI: 10.1109/TCSI.2013.2283779
DOI
|
6 |
WANG, Xiumin, et al, "Improved Adaptive Successive Cancellation List Decoding of Polar Codes," Entropy, vol.21, NO.9, pp.899, 2019. DOI: 10.3390/e21090899
DOI
|
7 |
E. Arikan, "Polar codes: A pipelined implementation," Proc. 4th Int. Symp. on Broad. Commun. ISBC 2010, pp.11-14, 2010.
|
8 |
GUO, Jing, et al. "Enhanced belief propagation decoding of polar codes through concatenation," 2014 IEEE International Symposium on Information Theory, IEEE, pp.2987-2991, 2014. DOI: 10.1109/ISIT.2014.6875382
|
9 |
H. Yoo and I. Park, "Partially Parallel Encoder Architecture for Long Polar Codes," IEEE Transactions on Circuits and Systems II: Express Briefs, vol.62, no.3, pp.306-310, 2015. DOI: 10.1109/TCSII.2014.2369131
DOI
|
10 |
M. Garrido, J. Grajal and O. Gustafsson, "Optimum Circuits for Bit-Dimension Permutations," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.27, no.5, pp.1148-1160, 2019. DOI: 10.1109/TVLSI.2019.2892322
DOI
|
11 |
FRASER, Donald. "Array permutation by index-digit permutation," Journal of the ACM (JACM), vol. 23, NO. 2, p. 298-309, 1976. DOI: 10.1145/321941.321949
DOI
|