1 |
J.-H. Kim, D. Oh, R. Kollipara, J. Wilson, S. Best, T. Giovannini, I. Shaeffer, M. Ching, and C. Yuan, "Challenges and Solutions for Next Generation Main Memory Systems," in Proc. IEEE 18th Topic. Metting Electr. Performance of Electron. Packag. Syst., pp.93-96, 2009. DOI: 10.1109/EPEPS.2009.5338468
|
2 |
MIPI Alliance Specification for C-PHY version 1.0, MIPI Alliance, Aug. 2014.
|
3 |
MIPI Alliance Specification for C-PHY version 1.1, MIPI Alliance,, Oct. 2015.
|
4 |
F. D. Mbairi, W. P. Siebert, and H. Hesselbom, "High-frequency Transmission Lines Crosstalk Reduce Using Spacing Rules," IEEE Trans. Compon. Packag. Technol., vol.31, no.3, pp.601-610 2008. DOI: 10.1109/TCAPT.2008.2001163
DOI
|
5 |
J.-W. Han, P.-H. Lee, Y.-W. Kim, S.-D. Kim, J.-W Park, and Y.-C. Jang, "A Clock recovery for 2.56 Gsymbol/s MIPI C-PHY receiver," in Proc. ISOCC, pp. 246-267, 2018. DOI: 10.1109/ISOCC.2017.8368876
|
6 |
J. Buckwalter and A. Hajimiri, "A 10Gb/s data-dependent jitter equalizer," in Proc. IEEE Custom Integrated Circuits Conf., pp.39-42, 2004. DOI: 10.1109/CICC.2004.1358728
|
7 |
S.-J. Bae, H.-J. Chi, Y.-S. Sohn, and H.-J. Park, "A VCDL-based 60-760 MHz Dual-Loop DLL with Infinite Phase Shift Capabilty and Adaptive Bandwidth Scheme," IEEE JSSC, vol.40, no.5, pp.1119-1129, 2005. DOI: 10.1109/JSSC.2005.845989
|
8 |
P.-H. Lee, H.-Y. Lee, Y.-W. Kim, H.-Y. Hong, and Y.-C. Jang, "A 10-Gbps receiver bridge chip with deserializer for FPGA-based frame grabber supporting MIPI CIS-2," IEEE Trans. on Consumer Electronics, vol.63, no.3, pp.209-215, 2017. DOI: 10.1109/TCE.2017.014908
DOI
|