1 |
S. Lee, C. Lee, and H.-J. Lee, "High Performance SoC On-chip-bus Architecture with Multiple Channels and Simultaneous Routing," Journal of IEEK, 44SD(4), pp. 322-329, 2007.
|
2 |
C.-M. Chung, D.-A. Chiang, and Y. Qing, "A comparative analysis of different arbitration protocols for multiple-bus multiprocessors," J. Computer Science Technology, vol.11, no.3, pp. 313-325, 1996. DOI: 10.1007/BF02943137
DOI
|
3 |
K. Lahiri, A. Raghunathan, and G. Lakshminarayana, "The LOTTERYBUS on-chip communication architecture," IEEE Trans. Very Large Scale Integration (VLSI) System, vol.14, no.6, pp.596-608, 2006. DOI: 10.1109/TVLSI.2006.878210
DOI
|
4 |
ARM, "AMBA AXI Specification," Revision 2.0, 2010.
|
5 |
C. Lee, "On-chip-network Protocol for Efficient Network Utilization," Journal of IEEK, 47SD(1), pp.86-93, 2010.
|