1 |
N. C. Francisco, N. M. M. Rodrigues, E. A. B. da Silva, S. M. M. de Faria, "A generic post-deblocking filter for block based image compression algorithms," Signal Process. Image Commun., vol.27, no.9, pp.985-997, 2012. DOI: 10.1016/j.image.2012.05.005
DOI
|
2 |
Gwangseok Seo, Jungwon Cho, Jooheung Lee, "Implementation of Deblocking Filter Using Partial Reconfiguration on FPGA," KOREA INFORMATION SCIENCE SOCIETY, pp.1010-1012, 2017. DOI: 10.1109/ICASSP.2010.5495525
|
3 |
DS190(v1.11), "Zynq-7000 All Programmable SoC Data Sheet : Overview", Xilinx, June 2017.
|
4 |
Joao Silva, Valery Sklyarov, and Iouliia Skliarova, "Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip," IEEE Embedded Systems Letters, vol.7, issue: 1, 2015. DOI: 10.1109/LES.2015.2399656
DOI
|
5 |
UG585(v1.11), "Zynq-7000 All Programmable SoC Technical Reference Manual," Xilinx, 2016.
|
6 |
WP374(v1.2) "Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite," Xilinx, 2012.
|
7 |
UG909(v2015.1), "Vivado Design Suite User Guide Partial Reconfiguration," Xilinx, 2015.
|
8 |
A. Cortes, I. Velez and A. Irizar, "High level synthesis using Vivado HLS for Zynq SoC: Image processing case studies," Design of Circuits and Integrated Systems (DCIS), 2016. DOI: 10.1109/DCIS.2016.7845376
DOI
|
9 |
M. Fingeroff and T. Bollaert, "High-Level Synthesis Blue Book." Mentor Graphics Corp., 2010.
|
10 |
S. D. Kim, J. Yi, H. M. Kim, J. B. Ra, "A deblocking filter with two separate modes in block-based video coding," IEEE Trans. Circuits Syst. Video Technol., vol.9, pp.156-160, 1999. DOI: 10.1109/76.744282
DOI
|
11 |
PG307, "AXI Performance Monitor v5.0," Xilinx, 2016.
|
12 |
UCD9248, "Digital PWM System Controller," Texas Instruments, 2012.
|
13 |
XAPP1231(v1.1), "Partial Reconfiguration of a Hardware Accelerator with Vivado Design Suite for Zynq-7000 AP SoC Processor," Xilinx, 2015.
|
14 |
WP416(v1.1), "Vivado Design Suite," Xilinx, 2012.
|