Browse > Article
http://dx.doi.org/10.7471/ikeee.2019.23.3.1038

Recent Trends on High-Speed Duobinary Transceiver Architecture  

Nam, Han-min (Department of Semiconductor and Display Engineering, Sungkyunkwan University)
Kong, Bai-Sun (Department of Semiconductor and Display Engineering, Sungkyunkwan University)
Publication Information
Journal of IKEEE / v.23, no.3, 2019 , pp. 1038-1045 More about this Journal
Abstract
This paper describes high-speed duobinary transceiver design techniques which are widely used to increase data-rate despite limited channel bandwidth. At high data-rate, signal level is severely degraded as signal frequency becomes larger than the channel bandwidth. Mathematically, a duobinary signal has lower frequency components compared to a Non-Return-to-Zero signal for the same data-rate. Therefore, by using the duobinary signaling, the signal loss can be effectively reduced in physical channel environment as compared to the Non-Return-to-Zero signaling. The mathematical basis of duobinary signaling, and its applications to high-speed transceiver design are investigated in this paper.
Keywords
channel bandwidth; duobinary; equalizer; high data-rate system; I/O interface;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Y. Lu et al., "Design Techniques for a 66 Gb/s 46 mW 3-Tap Decision Feedback Equalizer in 65 nm CMOS," IEEE JSSC, vol.48, no.12, pp.3243-3257, 2013. DOI: 10.1109/JSSC.2013.2278804
2 P. K. Hanumolu et al., "Equalizers for High-Speed Serial Links," JHSES, vol.15, no.2, pp.429-458, 2005. DOI: 10.1142/S0129156405003259   DOI
3 J. Lee et al., "Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4, and NRZ Data," in IEEE JSSC, vol.43, no.9, pp.2120-2133, 2008. DOI: 10.1109/JSSC.2008.2001934   DOI
4 J. H. Sinsky et al., "High-speed electrical backplane transmission using duobinary signaling," IEEE TMTT, vol.53, no.1, pp.152-160, Jan. 2005. DOI: 10.1109/TMTT.2004.839326   DOI
5 S.-M. Lee, et al., "An 80 mV-Swing Single-Ended Duobinary Transceiver With a TIA RX Termination for the Point-to-Point DRAM Interface," IEEE JSSC, vol.49, no.11, pp.2618-2630, 2014. DOI: 10.1109/JSSC.2014.2359665   DOI
6 Y. Chen et al., "A 36-Gb/s 1.3-mW/Gb/s Duobinary-Signal Transmitter Exploiting Power-Efficient Cross-Quadrature Clocking Multiplexers With Maximized Timing Margin," IEEE TCAS-I, vol.65, no.9, pp.3014-3026, 2018. DOI: 10.1109/TCSI.2018.2829725   DOI
7 J. Aguirre et al., "3.125 Gbit/s CMOS transceiver for duobinary modulation over 50-m SI-POF channels," Electronics Letters, vol.53, no.4, pp. 258-260, 2017. DOI: 10.1049/el.2016.4539   DOI
8 H.-W. Lim et al., "A 5.8-Gb/s Adaptive Integrating Duobinary DFE Receiver for Multi-Drop Memory Interface," IEEE JSSC, vol.52, no.6, pp.1563-1575, 2017. DOI:10.1109/JSSC.2017.2675923   DOI
9 H. Ko et al., "Single-ended voltage-mode duobinary transmitter with feedback time reduced parallel precoder," Electronics Letters, vol.54, no.15, pp.936-937, 2018. DOI: 10.1049/el.2018.5021   DOI
10 K. Sunaga et al., "An 18Gb/s duobinary receiver with a CDR-assisted DFE," IEEE ISSCC, pp. 274-275, 2009. DOI: 10.1109/ISSCC.2009.4977414   DOI
11 T. O. Dickson et al., "A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology," IEEE JSSC, vol.44, no.4, pp.1298-1305, 2009. DOI: 10.1109/JSSC.2009.2014733   DOI