Browse > Article
http://dx.doi.org/10.7471/ikeee.2019.23.2.552

Capless Low Drop Out Regulator With Fast Transient Response Using Current Sensing Circuit  

Jung, Jun-Mo (Dept. of Electronics, Seokyeong University)
Publication Information
Journal of IKEEE / v.23, no.2, 2019 , pp. 552-556 More about this Journal
Abstract
This paper present a capless low drop out regulator (LDO) that improves the load transient response characteristics by using a current regulator. A voltage regulator circuit is placed between the error amplifier and the pass transistor inside the LDO regulator to improve the current characteristics of the voltage line, The proposed fast transient LDO structure was designed by a 0.18 um process with cadence's virtuoso simulation. according to test results, the proposed circuit has a improved transient characteristics compare with conventional LDO. the simulation results show that the transient of rising increases from 1.954 us to 1.378 us and the transient of falling decreases from 19.48 us to 13.33 us compared with conventional capless LDO. this Result has improved response rate of about 29%, 28%.
Keywords
Capless LDO Regulator; Pass Transistor; Low Drop Out Regulator; Load Transient Response;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Al-Shyoukh, M, Hoi Lee; Perez, R, "A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation," Solid-State Circuits, IEEE Journal of, vol.42, pp.1732-1742, 2007. DOI: 10.1109/JSSC.2007.900281   DOI
2 Yong-Seo Koo, Kang-Yoon-Lee, Jae-Hwan Ha, Yil-Suk Yang. "A Design of Power Management IC for CCD Image Sensor," IKEEE, vol.13, no.4, pp.63-68, 2009.
3 Behzad Razavi, "Design of Analog CMOS Integrated Circuits," Hanbit media, pp.353-406, 2011.
4 Liu Zhiming, "A 1.8V LDO voltage regulator with foldback current limit and thermal protection," Journal of semiconductors, vol.30, No.8. 2008. DOI: 10.1088/1674-4926/30/8/085007
5 H. Pooya Forghani-Zadeh and Gabriel A. Rincon-Mora(2006) Low-Power CMOS Ramp Generator Circuit for DC-DC Converters. journal. ASP.
6 Behzad Razavi, "Design of Analog CMOS Integrated Circuits," Hanbit media, pp.353-406, 2011.
7 Behzad Razavi, "Design of Analog CMOS Integrated Circuits," Hanbit media, pp.295-326, 2011.
8 Yong-Seo Koo, "A design of low-area low drop-out regulator using body bias technique," IEICE Electronics Expresss, vol.10, no.19, pp.1-12. 2013. DOI: 10.1587/elex.10.20130300