1 |
J. Daniels, W. Dehaene, M. S. J. Steyaert, and A. Wiesbauer, "A/D conversion using asynchronous Delta-Sigma modulation and time-to-digital conversion," IEEE Trans. Circuits Syst. I: Reg. Papers, vol.57, no.9, pp.2404-2412, 2010. DOI: 1109/TCSI.2010.2043169
DOI
|
2 |
J. G. Proakis and D. G. Manolakis, Digital signal processing: principles, algorithms, and applications, third edition, Prentice-Hall Inc., 1996.
|
3 |
L. Yao, M. S. J. Steyaert, and W. Sansen, "A 1-V 140-uW 88-dB audio Sigma-Delta modulator in 90-nm CMOS," IEEE J. Solid-State Circuits, vol.39, no.11, pp.1809-1818, 2004. DOI: 10.1109/JSSC.2004.835825
DOI
|
4 |
J. Grilo, I. Galton, K. Wang, and R. G. Montemayor, "A 12-mW ADC Delta-Sigma modulator with 80 dB of dynamic range integrated in a single-chip Bluetooth transceiver," IEEE J. Solid-State Circuits, vol.37, no.3, pp.271-278, 2002. DOI: 10.1109/4.987077
DOI
|
5 |
S. Pavan, R. Schreier, and G. C. Temes, Understanding Delta-Sigma Data Converters, second edition, IEEE Press, Wiley, 2017.
|
6 |
R. Schoofs, M. S. J. Steyaert, and W. M. C. Sansen, "A design-optimized continuous-time Delta-Sigma ADC for WLAN applications," IEEE J. Solid-State Circuits, vol.54, no.1, pp.209-217, 2007. DOI: 10.1109/TCSI.2006.887455
|
7 |
R. Schreier and B. Zhang, "Delta-sigma modulators employing continuous-time circuitry," IEEE Trans. Circuits Syst. I: Fundamental Theory and Applications, vol.43, no.4, pp.324-332, 1996. DOI: 10.1109/81.488811
DOI
|
8 |
M. Berkout, "Integrated 200-W class-D audio amplifier," IEEE J. Solid-State Circuits, vol.38, no.7, pp.1198-1206, 2003. DOI: 10.1109/JSSC.2003.813238
DOI
|
9 |
M. Z. Straayer and M. H. Perrott, "A multi-path gated ring oscillator TDC with first-order noise shaping," IEEE J. Solid-State Circuits, vol.44, no.4, pp.1089-1098, 2009. DOI: 10.1109/JSSC.2009.2014709
DOI
|
10 |
M. Wang, X. Jiang, J. Song, T. L. Brooks, "A 120 dB dynamic range 400 mW class-D speaker driver with fourth-order PWM modulator," IEEE J. Solid-State Circuits, vol.45, no.8, pp.1427-1435, 2010. DOI: 10.1109/JSSC.2010.2047426
DOI
|
11 |
J. Yu, F. F. Dai, and R. C. Jaeger, "A 12-Bit vernier ring time-to-digital converter in 0.13 um CMOS Technology," IEEE J.Solid-State Circuits, vol.45, no.4, pp.830-842, 2010. DOI: 10.1109/JSSC.2010.2040306
DOI
|