A Study on a New ESD Protection Circuit with Parasitic PNP BJT Insertion Type with High Robustness Characteristics Based on SCR |
Chae, Hee-Guk
(Dept. of Electronics Engineering, DanKook Unversity)
Do, Kyoung-Il (Dept. of Electronics Engineering, DanKook Unversity) Seo, Jeong-Yun (Dept. of Electronics Engineering, DanKook Unversity) Seo, Jeong-Ju (Dept. of Electronics Engineering, DanKook Unversity) Koo, Yong-Seo (Dept. of Electronics Engineering, DanKook Unversity) |
1 | Hyun-Young Kim, "A Study on the Electrical Characteristic of SCR-based Dual-Directional ESD Protection Circuit According to Change of Design Parameters" j.inst.Korean.electr.electron.eng, vol.19, no.2, pp.265-270, 2015.DOI : 10.7471/ikeee.2015.19.2.265 |
2 | Albert Z. H. Wang, On-Chip ESD Protection for Integrated Circuits 2nd ed, Springer, 2002. |
3 | M.D. Ker and C.C. Yen, "Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latch up-Like Failure During System-Level ESD Test," IEEE J . Solid-State Circuits, vol.43, no.11, pp. 2533-2545. 2008.DOI: 10.1109/JSSC.2008.2005451 DOI |
4 | C. Russ, K. Bock, M. Rasras, I. D. Wolf, G.Groeseneken, and H. E. Maes, "Non-uniform triggering of gg-nMOSs investigated by combined emission microcopy and transmission line pulsing," in Proc. EOS/ESD Symp., pp.177-186, 1998, DOI : 10.1109/EOSESD.1998.737037 |
5 | J.Y. Lee "Analysis of SCR, MVSCR, LVTSCR With I-V Characteristic and Turn-On-Time," j.inst.Korean.electr.electron.eng, vol.20, no.3, pp.295-398, 2016.DOI: 10.7471/ikeee.2016.20.3.295 |
6 | O. Quittard, Z. Mrcarica, F. Blanc, G. Notermans, T. Smedes, and H.van Zwol, "ESD protection for high-voltage CMOS technologies," EOS/ESD Symp, pp.77-86, 2006, DOI : 10.1109/EOSESD.2006.5256797 |
7 | V. Vashchenko, A. Concannon, M. ter Beek, P. Hopper, "High holding voltage cascode LVTSCR structures for 5.5-V tolerant ESD protection clamps," IEEE Trans. on Device and Materials Reliability, vol.4, no.2, pp.273-280, 2004.DOI:10.1109/TDMR.2004.826584 DOI |
8 | A Chatterjee and T. Polgreen, "A low-voltage triggering SCR for on-chip ESD protection at output and input pads," IEEE Electron Device Lett., vol.12, no.1, pp. 21-22, 1991.DOI: 10.1109/55.75685 DOI |