1 |
A. Whitmore, A. Anurag, and L.D. Xu, "The Internet of Things - A Survey of Topics and Trends, " Information Systems Frontiers, vol. 17, no. 2, pp. 261-274, 2015. DOI: 10.1007/s10796-014-9489-2
DOI
|
2 |
C. Maple, "Lightweight Cryptography Applicable to Various IoT Devices," NEC Technical Journal, vol. 12, no. 1, pp. 67-71, 2017.
|
3 |
Advanced Encryption Standard, NIST Standard FIPS 197, Nov. 2001.
|
4 |
128 bit Block Encryption Algorithm ARIA, KS X 1213:2004, 2004.
|
5 |
128-Bit Block Cipher LEA, TTA Standard TTAK.KO-12.0223, 2013.
|
6 |
Secure hash standard (SHS) , NIST Standard FIPS PUB 180-4, Mar. 2012.
|
7 |
P. Kitsos and O. Koufopavlou., "Whirlpool Hash Function: Architecture and VLSI Implementation," Proc. of International Symp. on Circuits and Systems, pp. 893-896, 2004. DOI: 10.1109/ISCAS.2004.1329416
|
8 |
Guideline on Usage for Hash Function, TTA Standard. TTAK.KO-12.0109, 2009.
|
9 |
K.B. Kim and K.W. Shin, "A Unified ARIA-AES Cryptographic Processor Supporting Four Modes of Operation and 128/256-bit Key Lengths," Journal of The Korea Institute of Information and Communication Engineering, vol. 21, no. 4, pp. 795-803, 2017. DOI: 10.6109/jkiice.2017.21.4.795
DOI
|
10 |
A. Satoh, "ASIC Hardware Implementations for 512-bit Hash Function Whirlpool," Proc. of International Symposium on Circuits and Systems, pp. 2917-2920, 2008. DOI: 10.1109/ISCAS.2008.4542068
|
11 |
H.K. Ahn and K.W. Shin, "AES-128/192/256 Rijndael Cryptoprocessor with On-the-fly Key Scheduler," Journal of The Institute of Electronics Engineers of Korea, vol. 39-SD, no. 11, pp. 961-971, 2002.
|
12 |
J. Park, Y.D. Kim, S. Yang and Y. You, "Low Power Compact Design of ARIA Block Cipher," Proc. of International Symposium on Circuits and Systems, pp. 313-316, 2006. DOI: 10.1109/ISCAS.2006.1692585
|
13 |
B.S. Koo, G.H. Ryu, T.J. Chang and S. Lee, "Design of an Efficient AES-ARIA Processor using Resource Sharing Technique," Journal of The Korea Institute of Information Security and Cryptology, vol. 18, no. 6A, pp. 39-49, Dec. 2008.
|