1 |
K. Rupp, "40 Years of Microprocessor Trend Data," https://www.karlrupp.net/2015/06/40-years-of-microprocessor-trend-data/
|
2 |
A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," Nature, vol. 479, no. 7373, pp. 329-337, 2011. DOI:10.1038/nature10679
DOI
|
3 |
C. Auth et al., "A 10nm High Performance and Low-Power CMOS Technology Featuring 3rd Generation FinFET Transistors, Self-Aligned Quad Patterning, Contact over Active Gate and Cobalt Local Interconnects," Proceeding of the 2017 IEEE International Electron Devices Meeting, pp. 29.1.1-29.1.4, 2017. DOI:10.1109/IEDM.2017.8268472
|
4 |
U. Abelein et al., "Improved Reliability by Reduction of Hot-Electron Damage in the Vertical Impact-Ionization MOSFET (I-MOS)," IEEE Electron Device Lett., vol. 28, no. 1, pp. 65-67, 2007. DOI:10.1109/LED.2006.887629
DOI
|
5 |
J. Jo et al., "Negative Capacitance in Organic/Ferroelectric Capacitor to Implement Steep Switching MOS Devices," Nano Lett., Vol. 15, no. 7, pp. 4553-4556, 2015. DOI:10.1021/acs.nanolett.5b01130
DOI
|
6 |
A. I. Khan, et al., "Negative capacitance in a ferroelectric capacitor," Nature Materials, vol. 14, pp. 182-186, 2015. DOI:10.1038/nmat4148
DOI
|