1 |
Ji-Hoon Lim, et al., "A Delay Locked Loop With a Feedback Edge Combiner of Duty-Cycle Corrector With a 20%-80% Input Duty Cycle for SDRAMs," IEEE Trans. Circuits Syst. II, 63, 2016, pp. 141. DOI:10.1109/TCSII.2015.2468911
DOI
|
2 |
Lei Wang, et al., "An implementation of fast-locking and wide-range 11-bit reversible SAR DLL," IEEE Trans. Circuits Syst. II, 57, 2010, pp. 421. DOI:10.1109/TCSII.2010.2048379
DOI
|
3 |
J. Lim, et al, "A delay locked loop with a feedback edge combiner of duty-cycle corrector with a 20%-80% input duty cycle for SDRAMs," IEEE Trans. Circuits Syst. II, 63, 2016, pp. 141-145. DOI: 10.1109/TCSII.2015.2468911
DOI
|
4 |
S. Han and Jongsun Kim, "A high-resolution wide-range dual-loop digital delay-locked loop using a hybrid search algorithm," IEEE Asian Solid State Circuits Conference (A-SSCC), 2012, pp. 293-296. DOI: 10.1109/IPEC.2012.6522683
|
5 |
J. Yoon, S. Heo, and Jongsun Kim, "A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMs," IEICE Electronics Express, vol. 14, pp.1-10, 2017. DOI:10.1587/elex.13.20161020
|
6 |
Lei Wang, , et al., "An implementation of fast-locking and wide-range 11-bit reversible SAR DLL," IEEE Trans. Circuits Syst. II, vol. 57, pp. 421, 2010. DOI:10.1109/TCSII.2010.2048379
DOI
|
7 |
R. Yang and S. Liu, "A 40-550 MHz harmonic-free all-digital delay locked loop using a variable SAR algorithm," IEEE J. Solid-State Circuits, vol. 42, pp. 361, 2007. DOI:10.1109/JSSC.2006.889381
DOI
|