Design of the Low-Power Continuous-Time Sigma-Delta Modulator for Wideband Applications |
Kim, Kunmo
(Apple Incorporated)
Park, Chang-Joon (Intersil Corporation) Lee, Sanghun (Wavepia Incorporated) Kim, Sangkil (Qualcomm Incorporated) Kim, Jusung (Dept. of Electronics & Control Engineering, Hanbat National University) |
1 | J. Kim and J. Silva-Martinez, "Low-Power, Low-Cost CMOS Direct-Conversion Receiver Front-End for Multistandard Applications," IEEE J. Solid-State Circuits, Vol. 48, No. 9, pp. 2090-2103, Sep. 2013. DOI: 10.1109/JSSC.2013.2265781 DOI |
2 | C. Ahn and Y. Kim, "A 8-bit 10-MSample/s Folding & Interpolation ADC using Preamplifier Sharing Method," Journal of the IKEEE, Vol. 17, No. 3, pp. 275-283, Sep. 2013. DOI : 10.7471/ikeee.2013.17.3.275 DOI |
3 | S. Hwang and S. Lee, "An 8b 52 MHz CMOS Subranging A/D Converter Design for ISDN Applications," Journal of the IKEEE, Vol. 2, No. 2, pp. 309-315, Nov. 1998. |
4 | M. Choi and A. A. Abidi, "A 6-b 1.3-Gsample/s A/D converter in 0.35-um CMOS," IEEE J. Solid-State Circuits, Vol. 36, No. 12, pp. 1847-1858, Dec. 2001. DOI: 10.1109/4.972135 DOI |
5 | J. Jo, J. Noh, and C. Yoo, "A 20MHz bandwidth continuous-time modulator with jitter immunity improved full-clock period SCR(FSCR) DAC and high speed DWA," in IEEE Asian Solid-State Circuits Conference (A-SSCC), Nov. 2010, pp. 1-4. |
6 | C.-Y Lu et al., "A 25MHz bandwidth 5th-order continuous-time low-pass sigma-delta modulator with 67.7dB SNDR using time-domain quantization and feedback," IEEE J. Solid-State Circuits, Vol. 45, No. 9, pp. 1795-1808, Sep. 2010. DOI |
7 | V. Singh, N. Krishnapura, and S. Pavan, "Compensating for quantizer delay in excess of one clock cycle in continuous-time modulators," IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 57, No. 9, pp. 676-680, Sep. 2010. DOI: 10.1109/TCSII.2010.2058496 DOI |
8 | J. Bastos et al., "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, Vol. 33, No. 12, pp. 1959-1969, Dec. 1998. DOI: 10.1109/4.735536 DOI |
9 | S. Park, Y. Palaskas, and M.P. Flynn., "A 4-GS/s 4-bit flash ADC in 0.18-um CMOS," IEEE J. Solid-State Circuits, Vol. 42, No. 9, pp. 1865-1872, Sep. 2007. DOI: 10.1109/JSSC.2007.903053 DOI |