Browse > Article
http://dx.doi.org/10.7471/ikeee.2017.21.3.280

Hardware Implementation of Context Modeler in HEVC CABAC Decoder  

Kim, Sohyun (School of Electronic Engineering, Soongsil University)
Kim, Doohwan (School of Electronic Engineering, Soongsil University)
Lee, Seongsoo (School of Electronic Engineering, Soongsil University)
Publication Information
Journal of IKEEE / v.21, no.3, 2017 , pp. 280-283 More about this Journal
Abstract
HEVC (high efficiency video coding) exploits CABAC (context-based adaptive binary arithmetic coding) for entropy coding, where a context model estimates the probability for each syntax element. In this paper, a context modeler was designed and implemented for CABAC decoding. lookup table was used to reduce computation and to increase speed. 12 simulations for HEVC standard test sequences and encoder configurations were performed, and the context modeler was verified to perform correction operations. The designed context modeler was synthesized in 0.18um technology. Maximum frequency, maximum throughput, and gate count are 200 MHz, 200 Mbin/s, and 29,268 gates, respectively.
Keywords
HEVC; CABAC; Decoder; Context Modeler; Lookup Table;
Citations & Related Records
Times Cited By KSCI : 12  (Citation Analysis)
연도 인용수 순위
1 G. Sullivan, J. Ohm, W Han, and T. Wiegand, "Overview of the High Efficiency Video Coding (HEVC) Standard," IEEE Trans. Circuits Syst. Video Technol. vol. 22, no. 15, pp. 1649-1668, 2012. DOI : 10.1109/TCSVT.2012.2221191   DOI
2 B. Bross, W. Han, J. Ohm, G. Sullivan, and T. Wiegand, "High efficiency video coding (HEVC) text specification draft 10," Joint Collaborative Team on Video Coding (JCT-VC), Jan. 2013.
3 S. Jung and S. Lee, "Design of Unified HEVC $4{\times}4$ IDCT/IDST Block," j.inst.Korean.electr.electron.eng, vol. 19, no. 2, pp. 271-275, 2015. DOI : 10.7471/ikeee.2015.19.2.271
4 S. Jung and S. Lee, "Design of Unified HEVC/VP9 $4{\times}4$ Transform Block," j.inst.Korean.electr.electron.eng, vol. 19, no. 3, pp. 392-399, 2015.
5 J. Lee and S. Lee, "$16{\times}16$ HEVC Inverse Core Transform Architecture Using Multiplier Reuse," j.inst.Korean.electr.electron.eng, vol. 19, no. 3, pp. 378-384, 2015. DOI : 10.7471/ikeee.2015.19.3.378
6 S. Jung and S. Lee, "Design of Unified Inverse Transformer for HEVC and VP9," j.inst.Korean.electr.electron.eng, vol. 19, no. 4, pp. 596-602, 2015. DOI : 10.7471/ikeee.2015.19.4.596
7 A. Hur, T. Park, and S. Lee, "Design of HEVC Motion Estimation Engine with Search Window Data Reuse and Early Termination," j.inst.Korean.electr.electron.eng, vol. 20, no. 3, pp. 273-278, 2016.
8 S. Lee, "Optimization Method on the Number of the Processing Elements in the Multi-Stage Motion Estimation Algorithm for High Efficiency Video Coding," j.inst.Korean.electr.electron.eng, vol. 21, no. 1, pp. 100-103, 2017.
9 D. Pham, J. Moon, and S. Lee, "Hardware Implementation of HEVC CABAC Binarizer," j.inst.Korean.electr.electron.eng, vol. 18, no. 3, pp. 356-361, 2014. DOI : 10.7471/ikeee.2014.18.3.356
10 D. Pham, J. Moon, D. Kim, and S. Lee, "Hardware Implementation of HEVC CABAC Binary Arithmetic Encoder," j.inst.Korean.electr.electron.eng, vol. 18, no. 4, pp. 630-635, 2014. DOI : 10.7471/ikeee.2014.18.3.356
11 D. Kim, J. Moon, and S. Lee, "Hardware Implementation of HEVC CABAC Context Modeler," j.inst.Korean.electr.electron.eng, vol. 19, no. 2, pp. 254-259, 2015. DOI : 10.7471/ikeee.2015.19.2.254
12 D. Kim, J. Moon, and S. Lee, "Design of HEVC CABAC Encoder with Parallel Processing of Bypass Bins," j.inst.Korean.electr.electron.eng, vol. 19, no. 4, pp. 583-589, 2015. DOI : 10.7471/ikeee.2015.19.4.583
13 D. Kim, S. Kim, and S. Lee, "Hardware Implantation of De-Binarizer in HEVC CABAC Decoder," j.inst.Korean.electr.electron.eng, vol. 20, no. 3, pp. 326-329, 2016.
14 S. Kim, D. Kim, and S. Lee, "Hardware Implementation of Binary Arithmetic Decoder in HEVC CABAC Decoder," j.inst.Korean.electr.electron.eng, vol. 20, no. 4, pp. 435-438, 2016.
15 HEVC Software - Revision 4919, https://hevc.hhi.fraunhofer.de/svn/svn_HEVCSoftware/branches/HMdev/