1 |
D. Graham-Smith, "IDF: DDR3 won''t catch up with DDR2 during 2009," in PC Pro, Aug. 2008.
|
2 |
Kibong Koo, et al., "A 1.2V 38nm 2.4Gb/s/pin 2Gb DDR4 SDRAM with Bank Group and x4 Half-Page Architecture" IEEE International Solid State Circuits Conference, pp. 40-41, Feb. 2012.
|
3 |
S. Yoon, B. Kim, Y. Kim, B. Chung, "A Fast GDDR5 Read CRC Calculation Circuit with Read DBI Operation," IEEE Asian Solid-Sate Circuits Conference, pp. 249-252, November, 2008.
|
4 |
Seung-Jun Bae, Kwang-Il Park, "An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 Graphics DRAM With Low Power and Low Noise Data Bus Inversion," IEEE Journal of Solid-State Circuits, Vol.43, pp. 121-131, January, 2008.
DOI
|
5 |
J. Moon. "Fast Parallel CRC & DBI Calculation for High-speed Memories:GDDR5 and DDR4" Circuits and Systems (ISCAS), 2011 IEEE International symposium, pp. 317-320, May. 2011.
|
6 |
J. Moon. "Fast Parallel CRC & DBI Calculation for High-speed Memories:GDDR5 and DDR4" Circuits and Systems (ISCAS), 2011 IEEE International symposium, pp. 317-320, May. 2011.
|
7 |
Kyomin Sohn, et al., "A 1.2V 30nm 3.2Gb/s/pin 4Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme" Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International Conference Vol.48, pp. 168-177, Jan. 2013.
|
8 |
Koopman, P. and Chakravarty T. "Cyclic Redundancy Code(CRC) Polynomial Selection For Embedded Networks" 2004 International Conference on Dependable Systems and Networks, pp. 145-154 28 June-1 July 2004.
|
9 |
Joongho, Lee, "Matrix type CRC and XOR/XNOR for high-speed operation in DDR4 and GDDR5" Journal of IEEK(Institute of Electronics Engineers of Korea, Vol.50, pp. 136-142, Aug. 2013.
|
10 |
JEDEC STANDARD, "DDR4 SDRAM", JEDEC Solid State Technology Association, JESD79-4, September 2012.
|