Browse > Article
http://dx.doi.org/10.7471/ikeee.2014.18.3.403

A Design of a Tile-Based Rasterizer Using Varying Interpolator by Pixel Block Unit  

Kim, Chi-Yong (Dept. of Computer Science, Seokyeong University)
Publication Information
Journal of IKEEE / v.18, no.3, 2014 , pp. 403-408 More about this Journal
Abstract
In this paper, we propose a rasterizer architecture using varying interpolator which process several pixels at a time. Proposed rasterizer is able to handle 16 pixel at a time and output the color of up to 64. It can reduce the redundancy of calculation by configuring a matrix transformation and matrix calculation for rasterization, and it can enhance the speed of rasterizer by increasing the reusability. As a result, proposed rasterizer has improve 11% in color interpolation, 17% in the processing speed of the rasterizer by comparing with conventional research.
Keywords
rasterizer; tile-based randering; matrix transformation; varying interpolator; pixel block;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Junseo Kim, "A Design of Tile based rendering for a Multi-Core GPU", Master's thesis, SeoKyeong University. Seoul, February 2012.
2 Dong-Young Yeo, "A Design of a 3D Graphics pipeline based on Multi-core Processor", Master's thesis, SeoKyeong University. Seoul, February 2011.
3 Imagination Technologies. "3D Graphical Processing(Tile Based Rendering the Future of 3D)," white paper. imagination Tech. Corp, 2000
4 Macr Olano. Trey Greem. "Triangle scan conversion using 2D Homogeneous coordinates," Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware. pp89-95. Los Angeles. California. United States, August 1997.
5 Chinh-Chieh Hsiao and Chung-ping Chung and Hui-Chin Yang, "A Herarchical Primitive Lists Structure for Tile-Based Rendering" Computational Science and Engineering, Vol2. pp. 408 Vancouver, BC. Aug 2009.
6 James Blinn, "Jim Blinn's Corner: Calculating Screen Coverage", IEEE Computer Graphics & Applications, IEEE Computer Society, Los Alamitos, CA, May 1996
7 Imagination Technologies. "3D Graphical Processing(Tile Based Rendering the Future of 3D)," white paper. imagination Tech. Corp., 2000.
8 Kwang-Yeob Lee, Chi-Yong Kim, "Implementation of Parallel Processing Interpolation Algorithm for Multicore GPU", Journal of IKEEE. Vol.16, No.4, 304-309, December 2012.   과학기술학회마을   DOI
9 Jangseo Ku, "Design of a Rasterizer based on Parallel Processing Interpolation Algorithm for a Mobile GPU", Master's thesis, SeoKyeong University. Seoul, February 2013.