1 |
Xiaosong Ma, Gomes, B, Quittek, J.W. "Efficient fine-grain thread migration with active threads", Parallel Processing Symposium 1998, 410-414, 1998
|
2 |
Wilson W. L. Fung, Ivan Sham, George Yuan, Tor M., "DynamicWarp Formation and Scheduling for Efficient GPU Control Flow", MICRO 2007, 407--420,2007
|
3 |
Ji Kim, Christoper Torng, Shreesha Srinath, "Microarchitectural mechanisms to exploit value structure in simt architectures", 40th ACM/IEEE Int'l Symp. on Computer Architecture (ISCA), 2013
|
4 |
Seungpil Lee, "Design of a non-blocking instruction and data cache controller for SMT microprocessors", The Graduate School of Yonsei University, 2002
|
5 |
J. A. Stratton et al. parboil, "A Revised Benchmark Suite for Scientific and Commercial Throughput Computing", Technical report, UIUC, IMPACT-12-01, 2009
|
6 |
Sung Su Kim, "Table-based thread reconvergence mechanism on SIMT processor", The Graduate School of Yonsei University, 2011
|
7 |
Kwang-Yeob Lee, Tae-Ryong Park, "Method of Multi Thread Management based on Shader Instruction for Mobile GPGPU", Journal of IKEEE. Vol.16, No.4, 310-315, December 2012
과학기술학회마을
DOI
|
8 |
Jianmin Chen, Xi Tao, Jih-Kwon Peir, "Guided Region-Based GPU Scheduling: Utilizing Multi-thread Parallelism to Hide Memory Latency", 2013 IEEE 27th International Symposium on, 441-451, 2013
|