1 |
Jong Gyun Choi, Dong young Lee, "Development of RPS Trip Logic based on PLDTechnology", Journal of KNS, vol. 44, no. 6, pp. 697-699, 2011
|
2 |
International Electrotechnical Commission (IEC), "IEC 62566-2012 Nuclear power plants -Instrumentation and control important to safety-Development of HDL-programmed integrated circuits for systems performing category A functions", 01/01/12
|
3 |
Kyuhong Kim, "Integrated Verification Method", Cadence Korea, 2003
|
4 |
Andreas Meyer, "Principles of Functional Verification", Nownos, 2003
|
5 |
Lionel Bening, Harry D. Foster, "Principles of Verifiable RTLDesign Second Edition-A Functional Coding Style SupportingVerification Processes in Verilog", Kluwer Academic Publishers, 2001
|
6 |
Christian B. Spear, "SystemVerilog for Verification: A Guide to Learning the Testbench Language Features", Springer, 2006
|
7 |
Young Jin Oh, Gi Yong Song, "Implementation of a Verification Environment using Layered Testbench", Journal of KISPS, vol. 12, no. 2, pp. 145-146,2011
과학기술학회마을
|
8 |
Ill-ho Bae, "Implementation of Verification Methodology for A FPGA based Conrol System ", Dankook University, 2012
|
9 |
Mark Glasser, "UVM: The Next Gerneration in Verification Methodology", Methodology Architect, 2011
|