Browse > Article
http://dx.doi.org/10.7471/ikeee.2014.18.3.305

Improving Code Coverage for the FPGA Based Nuclear Power Plant Controller  

Heo, Hyung-Suk (Dept. of Electronics and Electrical Engineering, Dankook University)
Oh, Seungrohk (Dept. of Electronics and Electrical Engineering, Dankook University)
Kim, Kyuchull (Dept. of Applied Computer Engineering, Dankook. University)
Publication Information
Journal of IKEEE / v.18, no.3, 2014 , pp. 305-312 More about this Journal
Abstract
IIt takes a lot of time and needs the workloads to verify the RTL code used in complex system like a nuclear control system which is required high level reliability using simple testbench. UVM has a layered testbench architecture and it is easy to modify the testbench to improve the code coverage. A test vector can be easily constructed in the UVM, since a constrained random test vector can be used even though the construction of testbench using UVM. We showed that the UVM testbench is easier than the verilog testbench for the analysis and improvement of code coverage.
Keywords
FPGA; Code coverage; Nuclear; UVM; Testbench;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 Jong Gyun Choi, Dong young Lee, "Development of RPS Trip Logic based on PLDTechnology", Journal of KNS, vol. 44, no. 6, pp. 697-699, 2011
2 International Electrotechnical Commission (IEC), "IEC 62566-2012 Nuclear power plants -Instrumentation and control important to safety-Development of HDL-programmed integrated circuits for systems performing category A functions", 01/01/12
3 Kyuhong Kim, "Integrated Verification Method", Cadence Korea, 2003
4 Andreas Meyer, "Principles of Functional Verification", Nownos, 2003
5 Lionel Bening, Harry D. Foster, "Principles of Verifiable RTLDesign Second Edition-A Functional Coding Style SupportingVerification Processes in Verilog", Kluwer Academic Publishers, 2001
6 Christian B. Spear, "SystemVerilog for Verification: A Guide to Learning the Testbench Language Features", Springer, 2006
7 Young Jin Oh, Gi Yong Song, "Implementation of a Verification Environment using Layered Testbench", Journal of KISPS, vol. 12, no. 2, pp. 145-146,2011   과학기술학회마을
8 Ill-ho Bae, "Implementation of Verification Methodology for A FPGA based Conrol System ", Dankook University, 2012
9 Mark Glasser, "UVM: The Next Gerneration in Verification Methodology", Methodology Architect, 2011