1 |
C. J. Chevallier, C. H. Siau, S. F. Lim, S. R. Namala, M. Matsuoka, B. L. Bateman, and D. Rinerson, "A 0.13 64Mb multi-layered conductive metal-oxide memory," ISSCC, Dig. Tech. Papers, pp. 260-261, Feb. 2010.
|
2 |
S. J. Ham, H. S. Mo, and K. S. Min, "Low-power VDD/3 write scheme with inversion coding circuit for complementary memristor array," IEEE Trans. Nanotechnology, vol. 12, no. 5, pp. 851-857, Sep. 2013.
DOI
ScienceOn
|
3 |
J. M. Choi, S. H. Sin, and K. S. Min, "Practical implementation of memristor emulator circuit on printed circuit board," Journal of IKEEE, vol. 17, no. 3, pp. 324-331, Sep. 2013.
과학기술학회마을
DOI
|
4 |
International Technology Roadmap for Semiconductors (ITRS) in 2011.
|
5 |
L. O. Chua, "Memristor-the missing circuit element," IEEE Trans. Circuit Theory, vol. 18, pp. 507-519, Sep. 1971.
DOI
|
6 |
D. B. Strukov, G. S. Sinder, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, May 2008.
DOI
ScienceOn
|
7 |
A. Flocke and T. G. Noll, "Fundamental analysis of resistive nanocrossbars for the use in hybrid nano/CMOS-memory," in Proc. 33rd Eur. Solid-State Circuits Conf. ,2007, pp.328-331.
|
8 |
C. Kugeler, M. Meier, R. Rosezin, S. Gilles, and R. Waser, "High density 3D memory architecture based on the resistive switching effect," Solid State Electron, vol. 53, no. 12, pp. 1287-1292, Dec. 2009.
DOI
ScienceOn
|
9 |
J. Liang and H. -S. Philip Wong, "Cross-point memory array without cell selectors-device characteristics and data storage pattern dependencies," IEEE Trans. Electron Device , vol. 57, no. 10, pp. 2531-2538, Oct. 2010.
DOI
|