1 |
K. Y. Lee, "A design of a floating point unit with 3 stages for a 3D graphics shader engine," Journal of IKEEE, vol. 11, no. 4, pp. 358-363, Dec. 2007.
과학기술학회마을
|
2 |
J. S. Ha, H. G. Jeong, S. Y. Kim, and K. Y. Lee, "Design of a 3D graphics geometry accelerator using the programmable vertex shader," Journal of IEEK SD, vol. 43, no. 9, pp. 53-58, Sep. 2006.
과학기술학회마을
|
3 |
C. Lee, "Design of square root and inverse square root arithmetic units for mobile 3D graphic processing," Journal of IEEK SD, vol. 46, no. 3, pp. 20-25, March 2009.
과학기술학회마을
|
4 |
Y. Kweon and K. Kim, "A floating-point divider for mobile 3D graphics processors," International SoC Conference (ISOCC), pp. 545-548, Oct. 2006.
|
5 |
F. Sheikh, S. K. Mathew, M. A. Anders, H. Kaul, S. K. Hsu, A. Agarwal, R. K. Krishnamurthy, and S. Borkar, "A 2.05 GVertices/s 151 mW lighting accelerator for 3D graphics vertex and pixel shading in 32 nm CMOS," IEEE Journal of Solid-State Circuits, vol. 48, no. 1, pp. 128-139, Jan. 2013.
DOI
ScienceOn
|
6 |
S. Hsiao, P. Wu, C. Wen, and L. Chen, "Design of a programmable vertex processor in OpenGL ES 2.0 mobile graphics processing units," International Symposium on VLSI Design, Automation, and Test (VLSI-DAT), pp. 1-4, April 2013.
|
7 |
I. Koren, Computer Arithmetic Algorithms 2nd ed., A K Peters, Massachusetts, Nov. 2001.
|
8 |
N. Louvet, J. M. Muller, and A. Panhaleux, "Newton-Raphson algorithms for floating-point division using an FMA," IEEE International Conferfence on Application-specific Systems Architectures and Processors (ASAP), pp. 200-207, July 2010.
|
9 |
D. M. Russinoff, "Computation and formal verification of SRT quotient and square root digit selection tables," IEEE Transactions on Computers, vol. 62, no. 5, pp. 900-913, May 2013.
DOI
ScienceOn
|
10 |
ANSI/IEEE std 7544-1985, "IEEE Standard for Binary Floating-Point Arithmetic," 1985.
|
11 |
B. Lipchak, "OpenGL ES Version 3.0," Khronos Group Inc., Aug. 2012
|