1 |
Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger, "Architecting phase change memory as a scalable dram alternative." ISCA '09 Proc. of the 36th international symposium on Computer architecture. pp.2-13, 2009.
|
2 |
Hoon Jeong, et al., "55 nm capacitor-less 1T DRAM cell transistor with non-overlap structure." Electron Devices Meeting, 2008. IEDM. pp.1-4, Dec. 2008.
|
3 |
Zaid Al-Ars, et al, "Effects of Bit Line Coupling on the Faulty Behavior of DRAMs" Proceedings of the 22nd IEEE VLSI Test Symposium, pp. 117-122, Apri,. 2004.
|
4 |
Kibong Koo, et al., "A 1.2V 38nm 2.4Gb/s/pin 2Gb DDR4 SDRAM with Bank Group and x4 Half-Page Architecture" IEEE International Solid State Circuits Conference, pp.40-41, Feb. 2012.
|
5 |
Kyomin Sohn, et al., "A 1.2V 30nm 3.2Gb/s/pin 4Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme" IEEE Journal of Solid State Circuits, Vol.48, pp. 168-177, Jan. 2013.
DOI
ScienceOn
|
6 |
Tomonori Sekiguchi, et al., "A Low-Impedance Open-Bitline Array for Multigigabit DRAM" IEEE J. Solid-State Circuits, Vol.37, pp.487-498, Apr. 2002.
DOI
ScienceOn
|
7 |
Y. Nakagome et al, "The impact of data-line interference noise on DRAM scaling," IEEE J. Solid-State Circuits, Vol.23, pp.1120-1127, Oct. 1988.
DOI
ScienceOn
|
8 |
D. Graham-Smith, "IDF: DDR3 won't catch up with DDR2 during 2009," in PC Pro, Aug. 2008.
|
9 |
Busch, B. et al., "A 78nm 6F2 DRAM technology for multigigabit densities." VLSI Technology, Digest of Technical Papers. pp.28-29, June 2004.
|