Browse > Article
http://dx.doi.org/10.7471/ikeee.2012.16.4.304

Implementation of Parallel Processing Interpolation Algorithm for Multicore GPU  

Lee, Kwang-Yeob (Dept. of Computer Engineering, Seokyeong University)
Kim, Chi-Yong (Dept. of Computer Science, Seokyeong University)
Publication Information
Journal of IKEEE / v.16, no.4, 2012 , pp. 304-309 More about this Journal
Abstract
As resolution for displays is recently more and more increasing, the amount of data abd calculation that graphic hardware needs to process are also increasing. Especially the amount of data processing by rasterizer is rapidly increasing. This paper used an algorism using coordinates in center of gravity and area for triangle instead of using bilinear algorism[1] used by conventional interpolation, which is to make it easier for parallel processing by rasterizer. This paper implemented designed rasterizer under FPGA environment, and compared it with conventional rasterizer and verified it. This rasterizer is proved to have approximately 50% higher performance compared to conventional one.
Keywords
rasterizer; polygon; interpolation; scanline;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Gribbon, K.T. Bailey, D.G. ,A novel approach to real-time bilinear interpolation, Electronic Design, Test and Applications, 2004. DELTA 2004. Second IEEE International Workshop on. ,2004 , Page(s): 126 - 131.
2 Dool-Bong Jeon, Kwang-Youb Lee ,A design of a 3D graphics rasterizer with a culling and clipping, TENCON 2007 - 2007 IEEE Region 10 Conference, 2007 , Page(s): 1 - 4 .
3 Kyungsu Kim; Hoosung-Lee; Seonghyun Cho; Seongmo Park, Implementation of 3D graphics accelerator using full pipeline scheme on FPGA , SoC Design Conference, 2008. ISOCC '08. International , 2008, Page(s): II-97 - II-100.
4 Jeong-Ho Woo, Ju-Ho Sohn Byeong-Gyu Nam, Hoi-Jun Yoo, Mobile 3D Graphics SoC from Algorithm to Chip, Wiley, 2010, pp 150.