1 |
Y. -C. Chang, Y. -W. Shin, G. -M. Wu, and S. -W Wu, "B*-trees: a new representation for non-slicing floorplans," in Proc. Design Automat. Conf., June. 2000, pp.458-463.
|
2 |
W. Mak, and J. Chen, "Voltage island generation under performance requirement for SoC designs," in Proc. Asia and South Pacific Design Automat. Conf., Jan. 2007, pp.798-803.
|
3 |
Q. Ma, and E. Young, "Voltage island-driven floorplanning," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., Nov. 2007, pp.644-649.
|
4 |
D. Sengupta, and R. Saleh, "Application-driven floorplan-aware voltage island design," in Proc. Design Automat. Conf., June. 2008, pp.155-160.
|
5 |
J. Hu, Y. Shin, N. Dhanwada, and R. Marculescu, "Architecting voltage islands in core-based system-on-a-chip designs," in Proc. Int. Symp. Low Power Electron. Desin, Aug. 2004, pp. 180- 185
|
6 |
W. -P. Lee, H. -Y. Liu, and Y. -W. Chang, "Voltage island aware floorplanning for power and timing optimization," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., Nov. 2006, pp.389-394.
|